Datasheet > 74AUP2G07FW4-7

74AUP2G07FW4-7

更新时间： 2024-11-19 01:08:55

品牌	Logo	应用领域
美台 - DIODES		输出元件
页数	文件大小	规格书
12页	443K
描述
DUAL BUFFERS WITH OPEN DRAIN OUTPUTS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP2G07FW4-7 数据手册

74AUP2G07

DUAL BUFFERS WITH OPEN DRAIN OUTPUTS

Description

Pin Assignments

The Advanced Ultra Low Power (AUP) CMOS logic family is designed

for low power and extended battery life in portable applications.

The 74AUP2G07 is composed of two buffers with open drain outputs

designed for operation over a power supply range of 0.8V to 3.6V.

The device is fully specified for partial power down applications using

I_OFF. The I_OFFcircuitry disables the output preventing damaging

current backflow when the device is powered down. The gates

perform the positive Boolean function:

Y = A

Features

•

Advanced Ultra Low Power (AUP) CMOS

Supply Voltage Range from 0.8V to 3.6V

-4mA Output Drive at 3.0V

Low Static power consumption

I_CC< 0.9µA

Low Dynamic Power Consumption

C_PD= 1.2pF Typical at 3.6V

Schmitt Trigger Action at All Inputs Make the Circuit Tolerant

for Slower Input Rise and Fall Time. The hysteresis is typically

250mV at V_CC= 3.0V

Applications

•

I_OFFSupports Partial-Power-Down Mode Operation

ESD Protection per JESD 22

•

Suited for battery and low power needs

Wide array of products such as:

Exceeds 200-V Machine Model (A115)

Exceeds 2000-V Human Body Model (A114)

Exceeds 1000-V Charged Device Model (C101)

PCs, networking, notebooks, netbooks, PDAs

Tablet Computers, E-readers

•

Latch-Up Exceeds 100mA per JESD 78, Class I

Leadless packages per JESD30E

Computer peripherals, hard drives, CD/DVD ROM

TV, DVD, DVR, set top box

DFN1410 denoted as X2-DFN1410-6

DFN1010 denoted as X2-DFN1010-6

DFN0910 denoted as X2-DFN0910-6

Cell Phones, Personal Navigation / GPS

MP3 players ,Cameras, Video Recorders

•

Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)

Halogen and Antimony Free. “Green” Device (Note 3)

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.

2. See http://www.diodes.com/quality/lead_free.html for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free, "Green"

and Lead-free.

3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and

<1000ppm antimony compounds.

1 of 12

www.diodes.com

May 2014

74AUP2G07

Document number: DS35511 Rev. 4.2

12 3 4 5 6 7...12

中文翻译

下载PDF

与74AUP2G07FW4-7相关器件

型号	品牌	获取价格	描述	数据表
74AUP2G07FZ4-7	DIODES	获取价格	DUAL BUFFERS WITH OPEN DRAIN OUTPUTS
74AUP2G07GF	NXP	获取价格	Low-power dual buffer with open-drain output
74AUP2G07GF/S500	NXP	获取价格	AUP/ULP/V SERIES, DUAL 1-INPUT NON-INVERT GATE, PDSO6
74AUP2G07GF/S500,132	NXP	获取价格	Buffer, AUP/ULP/V Series, 2-Func, 1-Input, CMOS, PDSO6
74AUP2G07GM	NXP	获取价格	Low-power dual buffer with open-drain output
74AUP2G07GM	NEXPERIA	获取价格	Low-power dual buffer with open-drain outputProduction
74AUP2G07GM,115	NXP	获取价格	74AUP2G07 - Low-power dual buffer with open-drain output SON 6-Pin
74AUP2G07GM,132	NXP	获取价格	74AUP2G07 - Low-power dual buffer with open-drain output SON 6-Pin
74AUP2G07GN	NEXPERIA	获取价格	Low-power dual buffer with open-drain outputProduction
74AUP2G07GN	NXP	获取价格	AUP/ULP/V SERIES, DUAL 1-INPUT NON-INVERT GATE, PDSO6, 0.90 X 1 MM, 0.35 MM HEIGHT, SOT-11

与74AUP2G07FW4-7相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

17
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

42
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

37

产品中心

服务支持

精选活动

关于我们

帮助中心

74AUP2G07FW4-7

74AUP2G07FW4-7 数据手册

与74AUP2G07FW4-7相关器件

与74AUP2G07FW4-7相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74AUP2G07FW4-7

74AUP2G07FW4-7 数据手册

与74AUP2G07FW4-7相关器件

与74AUP2G07FW4-7相关文章

您还可以找

您在本页遇到什么问题？