5秒后页面跳转
74AUP2G04FZ4-7 PDF预览

74AUP2G04FZ4-7

更新时间: 2024-11-18 01:11:51
品牌 Logo 应用领域
美台 - DIODES /
页数 文件大小 规格书
12页 426K
描述
DUAL INVERTERS

74AUP2G04FZ4-7 数据手册

 浏览型号74AUP2G04FZ4-7的Datasheet PDF文件第2页浏览型号74AUP2G04FZ4-7的Datasheet PDF文件第3页浏览型号74AUP2G04FZ4-7的Datasheet PDF文件第4页浏览型号74AUP2G04FZ4-7的Datasheet PDF文件第5页浏览型号74AUP2G04FZ4-7的Datasheet PDF文件第6页浏览型号74AUP2G04FZ4-7的Datasheet PDF文件第7页 
74AUP2G04  
DUAL INVERTERS  
Description  
Pin Assignments  
The Advanced Ultra Low Power (AUP) CMOS logic family is designed  
for low power and extended battery life in portable applications.  
The 74AUP2G04 is composed of two inverters with standard  
push-pull outputs designed for operation over a power supply range  
of 0.8V to 3.6V. The device is fully specified for partial power down  
applications using IOFF. The IOFF circuitry disables the output  
preventing damaging current backflow when the device is powered  
down. The gates perform the positive Boolean function:  
Y = A  
Features  
Advanced Ultra Low Power (AUP) CMOS  
Supply Voltage Range from 0.8V to 3.6V  
± 4mA Output Drive at 3.0V  
Low Static Power Consumption  
ICC < 0.9µA  
Low Dynamic Power Consumption  
CPD = 4pF Typical at 3.6V  
Schmitt Trigger Action at All Inputs Make the Circuit Tolerant for  
Slower Input Rise and Fall Time. The hysteresis is typically  
250mV at VCC = 3.0V  
Applications  
Suited for Battery and Low Power Needs  
Wide array of products such as:  
IOFF Supports Partial-Power-Down Mode Operation  
ESD Protection per JESD 22  
ƒ
ƒ
ƒ
ƒ
ƒ
ƒ
PCs, Networking, Notebooks, netbooks, PDAs  
Tablet Computers, E-readers  
ƒ
ƒ
ƒ
Exceeds 200-V Machine Model (A115)  
Computer Peripherals, Hard Drives, CD/DVD ROM  
TV, DVD, DVR, Set Top Box  
Exceeds 2000-V Human Body Model (A114)  
Exceeds 1000-V Charged Device Model (C101)  
Cell Phones, Personal Navigation / GPS  
MP3 players ,Cameras, Video Recorders  
Latch-Up Exceeds 100 mA per JESD 78, Class I  
Leadless packages per JESD30E  
ƒ
ƒ
ƒ
DFN1410 denoted as X2-DFN1410-6  
DFN1010 denoted as X2-DFN1010-6  
DFN0910 denoted as X2-DFN0910-6  
Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)  
Halogen and Antimony Free. “Green” Device (Note 3)  
Notes:  
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.  
2. See http://www.diodes.com/quality/lead_free.html for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free, "Green"  
and Lead-free.  
3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and  
<1000ppm antimony compounds.  
1 of 12  
www.diodes.com  
May 2014  
© Diodes Incorporated  
74AUP2G04  
Document number: DS35509 Rev. 4 - 2  

与74AUP2G04FZ4-7相关器件

型号 品牌 获取价格 描述 数据表
74AUP2G04GF NXP

获取价格

Low-power dual inverter
74AUP2G04GF,132 NXP

获取价格

74AUP2G04 - Low-power dual inverter SON 6-Pin
74AUP2G04GM NXP

获取价格

Low-power dual inverter
74AUP2G04GM NEXPERIA

获取价格

Low-power dual inverterProduction
74AUP2G04GM,115 NXP

获取价格

74AUP2G04 - Low-power dual inverter SON 6-Pin
74AUP2G04GM,132 NXP

获取价格

74AUP2G04 - Low-power dual inverter SON 6-Pin
74AUP2G04GN NXP

获取价格

AUP/ULP/V SERIES, DUAL 1-INPUT INVERT GATE, PDSO6, 0.90 X 1 MM, 0.35 MM HEIGHT, SOT-1115,
74AUP2G04GN NEXPERIA

获取价格

Low-power dual inverterProduction
74AUP2G04GS NEXPERIA

获取价格

Low-power dual inverterProduction
74AUP2G04GW NXP

获取价格

Low-power dual inverter