5秒后页面跳转
74AUP2G04GX PDF预览

74AUP2G04GX

更新时间: 2024-11-19 11:11:59
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
18页 259K
描述
Low-power dual inverterProduction

74AUP2G04GX 数据手册

 浏览型号74AUP2G04GX的Datasheet PDF文件第2页浏览型号74AUP2G04GX的Datasheet PDF文件第3页浏览型号74AUP2G04GX的Datasheet PDF文件第4页浏览型号74AUP2G04GX的Datasheet PDF文件第5页浏览型号74AUP2G04GX的Datasheet PDF文件第6页浏览型号74AUP2G04GX的Datasheet PDF文件第7页 
74AUP2G04  
Low-power dual inverter  
Rev. 8 — 31 January 2022  
Product data sheet  
1. General description  
The 74AUP2G04 is a dual inverter. Schmitt-trigger action at all inputs makes the circuit tolerant  
of slower input rise and fall times. This device ensures very low static and dynamic power  
consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for  
partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the  
potentially damaging backflow current through the device when it is powered down.  
2. Features and benefits  
Wide supply voltage range from 0.8 V to 3.6 V  
High noise immunity  
Complies with JEDEC standards:  
JESD8-12 (0.8 V to 1.3 V)  
JESD8-11 (0.9 V to 1.65 V)  
JESD8-7 (1.2 V to 1.95 V)  
JESD8-5 (1.8 V to 2.7 V)  
JESD8-B (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F Class 3A exceeds 5000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Low static power consumption; ICC = 0.9 μA (maximum)  
Latch-up performance exceeds 100 mA per JESD 78 Class II  
Inputs accept voltages up to 3.6 V  
Low noise overshoot and undershoot < 10 % of VCC  
IOFF circuitry provides partial power-down mode operation  
Multiple package options  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
 
 

与74AUP2G04GX相关器件

型号 品牌 获取价格 描述 数据表
74AUP2G06 DIODES

获取价格

DUAL INVERTERS WITH OPEN DRAIN OUTPUTS
74AUP2G06 NXP

获取价格

Low-power dual inverter with open-drain output
74AUP2G0604 NEXPERIA

获取价格

Low-power inverting buffer with open-drain and inverter
74AUP2G0604GF NEXPERIA

获取价格

Low-power inverting buffer with open-drain and inverter
74AUP2G0604GM NEXPERIA

获取价格

Low-power inverting buffer with open-drain and inverter
74AUP2G0604GM,125 NXP

获取价格

Inverter, AUP/ULP/V Series, 2-Func, 1-Input, CMOS, PDSO6
74AUP2G0604GN NEXPERIA

获取价格

Low-power inverting buffer with open-drain and inverter
74AUP2G0604GS NEXPERIA

获取价格

Low-power inverting buffer with open-drain and inverter
74AUP2G0604GW NEXPERIA

获取价格

Low-power inverting buffer with open-drain and inverter
74AUP2G06DW-7 DIODES

获取价格

DUAL INVERTERS WITH OPEN DRAIN OUTPUTS