5秒后页面跳转
74AUP1Z125GS PDF预览

74AUP1Z125GS

更新时间: 2024-01-14 15:42:11
品牌 Logo 应用领域
安世 - NEXPERIA 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
23页 326K
描述
Low-power X-tal driver with enable and internal resistor; 3-stateProduction

74AUP1Z125GS 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:VSON,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.63
系列:AUP/ULP/VJESD-30 代码:S-PDSO-N6
JESD-609代码:e3长度:1 mm
逻辑集成电路类型:BUS DRIVER湿度敏感等级:1
位数:1功能数量:1
端口数量:2端子数量:6
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:VSON
封装形状:SQUARE封装形式:SMALL OUTLINE, VERY THIN PROFILE
峰值回流温度(摄氏度):260传播延迟(tpd):23.9 ns
认证状态:Not Qualified座面最大高度:0.35 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):0.8 V
标称供电电压 (Vsup):1.1 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Tin (Sn)端子形式:NO LEAD
端子节距:0.35 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:1 mm
Base Number Matches:1

74AUP1Z125GS 数据手册

 浏览型号74AUP1Z125GS的Datasheet PDF文件第2页浏览型号74AUP1Z125GS的Datasheet PDF文件第3页浏览型号74AUP1Z125GS的Datasheet PDF文件第4页浏览型号74AUP1Z125GS的Datasheet PDF文件第5页浏览型号74AUP1Z125GS的Datasheet PDF文件第6页浏览型号74AUP1Z125GS的Datasheet PDF文件第7页 
74AUP1Z125  
Low-power X-tal driver with enable and internal resistor;  
3-state  
Rev. 7 — 28 January 2022  
Product data sheet  
1. General description  
The 74AUP1Z125 is a crystal driver with enable, internal resistor and 3-state output. When not  
in use the EN input can be driven HIGH, putting the device in a low power disable mode with X1  
pulled HIGH via RPU, X2 set LOW and Y in the high impedance OFF-state. In disable mode the  
output Y assumes the high impedance OFF-state. Schmitt trigger action on the EN input makes the  
circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V.  
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.  
2. Features and benefits  
Wide supply voltage range from 0.8 V to 3.6 V  
CMOS low power dissipation  
High noise immunity  
Complies with JEDEC standards:  
JESD8-12 (0.8 V to 1.3 V)  
JESD8-11 (0.9 V to 1.65 V)  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8C (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F Class 3A exceeds 5000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Latch-up performance exceeds 100 mA per JESD78B Class II Level B  
Overvoltage tolerant inputs to 3.6 V  
Low noise overshoot and undershoot < 10 % of VCC  
IOFF circuitry provides partial Power-down mode operation at output Y  
Multiple package options  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74AUP1Z125GW  
74AUP1Z125GM  
74AUP1Z125GN  
74AUP1Z125GS  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
TSSOP6  
plastic thin shrink small outline package; 6 leads;  
body width 1.25 mm  
SOT363-2  
XSON6  
XSON6  
XSON6  
plastic extremely thin small outline package; no leads; SOT886  
6 terminals; body 1 × 1.45 × 0.5 mm  
extremely thin small outline package; no leads;  
6 terminals; body 0.9 × 1.0 × 0.35 mm  
SOT1115  
extremely thin small outline package; no leads;  
6 terminals; body 1.0 × 1.0 × 0.35 mm  
SOT1202  
 
 
 

与74AUP1Z125GS相关器件

型号 品牌 描述 获取价格 数据表
74AUP1Z125GW NXP Low-power X-tal driver with enable and internal resistor

获取价格

74AUP1Z125GW NEXPERIA Low-power X-tal driver with enable and internal resistor; 3-stateProduction

获取价格

74AUP1Z125GW-G NXP IC AUP/ULP/V SERIES, 1-BIT DRIVER, INVERTED OUTPUT, PDSO6, PLASTIC, ROHS COMPLIANT, SOT-36

获取价格

74AUP2G00 NXP Low-power dual 2-input NAND gate

获取价格

74AUP2G00 DIODES Dual 2 Input NAND Logic Gates

获取价格

74AUP2G00DC NXP Low-power dual 2-input NAND gate

获取价格