是否Rohs认证: | 符合 | 生命周期: | Active |
包装说明: | TSSOP, | Reach Compliance Code: | compliant |
HTS代码: | 8542.39.00.01 | 风险等级: | 5.42 |
Is Samacsys: | N | 系列: | AUP/ULP/V |
JESD-30 代码: | R-PDSO-G6 | JESD-609代码: | e3 |
长度: | 2 mm | 逻辑集成电路类型: | BUS DRIVER |
湿度敏感等级: | 1 | 位数: | 1 |
功能数量: | 1 | 端口数量: | 2 |
端子数量: | 6 | 最高工作温度: | 125 °C |
最低工作温度: | -40 °C | 输出特性: | 3-STATE |
输出极性: | TRUE | 封装主体材料: | PLASTIC/EPOXY |
封装代码: | TSSOP | 封装形状: | RECTANGULAR |
封装形式: | SMALL OUTLINE, THIN PROFILE, SHRINK PITCH | 峰值回流温度(摄氏度): | 260 |
传播延迟(tpd): | 23.9 ns | 认证状态: | Not Qualified |
座面最大高度: | 1.1 mm | 最大供电电压 (Vsup): | 3.6 V |
最小供电电压 (Vsup): | 0.8 V | 标称供电电压 (Vsup): | 1.1 V |
表面贴装: | YES | 技术: | CMOS |
温度等级: | AUTOMOTIVE | 端子面层: | Tin (Sn) |
端子形式: | GULL WING | 端子节距: | 0.65 mm |
端子位置: | DUAL | 处于峰值回流温度下的最长时间: | 30 |
宽度: | 1.25 mm | Base Number Matches: | 1 |
型号 | 品牌 | 替代类型 | 描述 | 数据表 |
74AUP1Z125GW-G | NXP |
功能相似 |
IC AUP/ULP/V SERIES, 1-BIT DRIVER, INVERTED OUTPUT, PDSO6, PLASTIC, ROHS COMPLIANT, SOT-36 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
74AUP1Z125GW-G | NXP |
获取价格 |
IC AUP/ULP/V SERIES, 1-BIT DRIVER, INVERTED OUTPUT, PDSO6, PLASTIC, ROHS COMPLIANT, SOT-36 | |
74AUP2G00 | NXP |
获取价格 |
Low-power dual 2-input NAND gate | |
74AUP2G00 | DIODES |
获取价格 |
Dual 2 Input NAND Logic Gates | |
74AUP2G00DC | NXP |
获取价格 |
Low-power dual 2-input NAND gate | |
74AUP2G00DC | NEXPERIA |
获取价格 |
Low-power dual 2-input NAND gateProduction | |
74AUP2G00DC-G | NXP |
获取价格 |
Low-power dual 2-input NAND gate | |
74AUP2G00DC-Q100 | NEXPERIA |
获取价格 |
Low-power dual 2-input NAND gateProduction | |
74AUP2G00GD | NXP |
获取价格 |
Low-power dual 2-input NAND gate | |
74AUP2G00GD,125 | NXP |
获取价格 |
74AUP2G00 - Low-power dual 2-input NAND gate SON 8-Pin | |
74AUP2G00GM | NXP |
获取价格 |
Low-power dual 2-input NAND gate |