5秒后页面跳转
74AUP1Z125GN,132 PDF预览

74AUP1Z125GN,132

更新时间: 2024-02-29 13:22:27
品牌 Logo 应用领域
恩智浦 - NXP PC驱动光电二极管逻辑集成电路
页数 文件大小 规格书
32页 259K
描述
74AUP1Z125 - Low-power X-tal driver with enable and internal resistor; 3-state SON 6-Pin

74AUP1Z125GN,132 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证: 符合
生命周期:Transferred零件包装代码:SON
包装说明:0.90 X 1 MM, 0.35 MM HEIGHT, SOT-1115, SON-6针数:6
Reach Compliance Code:compliant风险等级:5.78
Base Number Matches:1

74AUP1Z125GN,132 数据手册

 浏览型号74AUP1Z125GN,132的Datasheet PDF文件第2页浏览型号74AUP1Z125GN,132的Datasheet PDF文件第3页浏览型号74AUP1Z125GN,132的Datasheet PDF文件第4页浏览型号74AUP1Z125GN,132的Datasheet PDF文件第5页浏览型号74AUP1Z125GN,132的Datasheet PDF文件第6页浏览型号74AUP1Z125GN,132的Datasheet PDF文件第7页 
74AUP1Z125  
Low-power X-tal driver with enable and internal resistor;  
3-state  
Rev. 5 — 8 August 2012  
Product data sheet  
1. General description  
The 74AUP1Z125 combines the functions of the 74AUP1GU04 and 74AUP1G125 with  
enable circuitry and an internal bias resistor to provide a device optimized for use in  
crystal oscillator applications.  
When not in use the EN input can be driven HIGH, pulling up the X1 input and putting the  
device in a low-power disable mode. Schmitt trigger action at the EN input makes the  
circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to  
3.6 V.  
This device is fully specified for partial power-down applications using IOFF at output Y.  
The IOFF circuitry disables the output Y, preventing the damaging backflow current through  
the device when it is powered down.  
The integration of the two devices into the 74AUP1Z125 produces the benefits of a  
compact footprint, lower power dissipation and stable operation over a wide range of  
frequency and temperature.  
2. Features and benefits  
Wide supply voltage range from 0.8 V to 3.6 V  
High noise immunity  
ESD protection:  
HBM JESD22-A114F Class 3A exceeds 5000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Latch-up performance exceeds 100 mA per JESD78B Class II  
Inputs accept voltages up to 3.6 V  
Low noise overshoot and undershoot < 10 % of VCC  
IOFF circuitry provides partial power-down mode operation at output Y  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C  
 
 

与74AUP1Z125GN,132相关器件

型号 品牌 描述 获取价格 数据表
74AUP1Z125GS NXP AUP/ULP/V SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO6, 1 X 1 MM, 0.35 MM HEIGHT, SOT-1202, SO

获取价格

74AUP1Z125GS NEXPERIA Low-power X-tal driver with enable and internal resistor; 3-stateProduction

获取价格

74AUP1Z125GW NXP Low-power X-tal driver with enable and internal resistor

获取价格

74AUP1Z125GW NEXPERIA Low-power X-tal driver with enable and internal resistor; 3-stateProduction

获取价格

74AUP1Z125GW-G NXP IC AUP/ULP/V SERIES, 1-BIT DRIVER, INVERTED OUTPUT, PDSO6, PLASTIC, ROHS COMPLIANT, SOT-36

获取价格

74AUP2G00 NXP Low-power dual 2-input NAND gate

获取价格