5秒后页面跳转
74AUP1Z125GM-H PDF预览

74AUP1Z125GM-H

更新时间: 2024-11-17 13:04:55
品牌 Logo 应用领域
恩智浦 - NXP 线路驱动器或接收器驱动程序和接口接口集成电路
页数 文件大小 规格书
29页 136K
描述
暂无描述

74AUP1Z125GM-H 数据手册

 浏览型号74AUP1Z125GM-H的Datasheet PDF文件第2页浏览型号74AUP1Z125GM-H的Datasheet PDF文件第3页浏览型号74AUP1Z125GM-H的Datasheet PDF文件第4页浏览型号74AUP1Z125GM-H的Datasheet PDF文件第5页浏览型号74AUP1Z125GM-H的Datasheet PDF文件第6页浏览型号74AUP1Z125GM-H的Datasheet PDF文件第7页 
74AUP1Z125  
Low-power X-tal driver with enable and internal resistor  
Rev. 02 — 7 August 2008  
Product data sheet  
1. General description  
The 74AUP1Z125 combines the functions of the 74AUP1GU04 and 74AUP1G125 with  
enable circuitry and an internal bias resistor to provide a device optimized for use in  
crystal oscillator applications.  
When not in use the EN input can be driven HIGH, pulling up the X1 input and putting the  
device in a low power disable mode. Schmitt trigger action at the EN input makes the  
circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to  
3.6 V.  
This device is fully specified for partial power-down applications using IOFF at output Y.  
The IOFF circuitry disables the output Y, preventing the damaging backflow current through  
the device when it is powered down.  
The integration of the two devices into the 74AUP1Z125 produces the benefits of a  
compact footprint, lower power dissipation and stable operation over a wide range of  
frequency and temperature.  
2. Features  
I Wide supply voltage range from 0.8 V to 3.6 V  
I High noise immunity  
I ESD protection:  
N HBM JESD22-A114E Class 3A exceeds 5000 V  
N MM JESD22-A115-A exceeds 200 V  
N CDM JESD22-C101C exceeds 1000 V  
I Latch-up performance exceeds 100 mA per JESD 78 Class II  
I Inputs accept voltages up to 3.6 V  
I Low noise overshoot and undershoot < 10 % of VCC  
I IOFF circuitry provides partial Power-down mode operation at output Y  
I Multiple package options  
I Specified from 40 °C to +85 °C and 40 °C to +125 °C  

与74AUP1Z125GM-H相关器件

型号 品牌 获取价格 描述 数据表
74AUP1Z125GN NXP

获取价格

AUP/ULP/V SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO6, 0.90 X 1 MM, 0.35 MM HEIGHT, SOT-1115,
74AUP1Z125GN NEXPERIA

获取价格

Low-power X-tal driver with enable and internal resistor; 3-stateProduction
74AUP1Z125GN,132 NXP

获取价格

74AUP1Z125 - Low-power X-tal driver with enable and internal resistor; 3-state SON 6-Pin
74AUP1Z125GS NXP

获取价格

AUP/ULP/V SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO6, 1 X 1 MM, 0.35 MM HEIGHT, SOT-1202, SO
74AUP1Z125GS NEXPERIA

获取价格

Low-power X-tal driver with enable and internal resistor; 3-stateProduction
74AUP1Z125GW NXP

获取价格

Low-power X-tal driver with enable and internal resistor
74AUP1Z125GW NEXPERIA

获取价格

Low-power X-tal driver with enable and internal resistor; 3-stateProduction
74AUP1Z125GW-G NXP

获取价格

IC AUP/ULP/V SERIES, 1-BIT DRIVER, INVERTED OUTPUT, PDSO6, PLASTIC, ROHS COMPLIANT, SOT-36
74AUP2G00 NXP

获取价格

Low-power dual 2-input NAND gate
74AUP2G00 DIODES

获取价格

Dual 2 Input NAND Logic Gates