5秒后页面跳转
SY100E417JY PDF预览

SY100E417JY

更新时间: 2024-11-24 07:17:11
品牌 Logo 应用领域
麦瑞 - MICREL /
页数 文件大小 规格书
5页 71K
描述
QUINT LVPECL-TO-PECL QUINT LVPECL-TO-PECL TRANSLATOR

SY100E417JY 数据手册

 浏览型号SY100E417JY的Datasheet PDF文件第2页浏览型号SY100E417JY的Datasheet PDF文件第3页浏览型号SY100E417JY的Datasheet PDF文件第4页浏览型号SY100E417JY的Datasheet PDF文件第5页 
QUINT LVPECL-TO-PECL  
OR PECL-TO-LVPECL  
TRANSLATOR  
SY100E417  
DESCRIPTION  
FEATURES  
3.3V and 5V power supplies required  
Also, supports LVPECL-to-PECL translation  
500ps propagation delays  
The SY100E417 is a quint LVPECL-to-PECL translator.  
It can also be used as a quint PECL-to-LVPECL translator.  
The device receives standard PECL signals and translates  
them to differential LVPECL output signals (or vice versa).  
The SY100E417 can also be used as a differential line  
receiver for PECL-to-PECL or LVPECL-to-LVPECL signals.  
However, please note that for the latter we will need two  
different power supplies. Please refer to Function Table for  
more details.  
Fully differential design  
Differential line receiver capability  
Available in 28-pin PLCC package  
A VBB output is provided for interfacing single ended  
input signals. If a single ended input is to be used, the VBB  
output should be connected to the Dn input and the active  
signal will drive the Dn input. When used, the VBB should  
be bypassed to VCC via a 0.01µF capacitor. The VBB is  
designed to act as a switching reference for the SY100E417  
under single ended input conditions. As a result, the pin  
can only source/sink 0.5mA of current.  
To accomplish the PECL-to-LVPECL level translation,  
the SY100E417 requires three power rails. The VCC and  
VCC_VBB supply is to be connected to the standard PECL  
supply, the 3.3V supply is to be connected to the VCCO  
supply, and GND is connected to the system ground plane.  
Both the VCC and VCCO should be bypassed to ground with  
a 0.01µF capacitor.  
To accomplish the LVPECL-to-PECL level translation,  
the SY100E417 requires three power rails as well. The 5.0V  
supply is connected to the VCC and VCCO pins, 3.3V supply  
is connected to the VCC_VBB pin and GND is connected to  
the system ground plane. VCC_VBB is used to provide a  
proper VBB output level if a single ended input is used.  
VCC_VBB = 3.3V is only required for single-ended LVPECL  
input. For differential LVPECL input, VCC_VBB can be either  
3.3V or 5.0V.  
BLOCK DIAGRAM  
Q
Q
0
0
D
D
0
0
D
D
1
1
Q
Q
1
1
D
D
2
2
Q
Q
2
2
D
D
3
3
Q
Q
3
3
D
D
4
4
Q
Q
4
4
V
BB  
Under open input conditions, the Dn input will be biased  
at a VCC/2 voltage level and the Dn input will be pulled to  
GND. This condition will force the "Qn" output low, ensuring  
stability.  
FUNCTION TABLE  
PIN NAMES  
Pin  
Dn  
Function  
PECL / LVPECL Inputs  
PECL / LVPECL Outputs  
Function  
Vcc  
5.0V  
5.0V  
5.0V  
5.0V  
Vcco  
3.3V  
5.0V  
5.0V  
3.3V  
Vcc_VBB  
5.0V  
PECL-to-LVPECL  
LVPECL-to-PECL  
PECL-to-PECL  
Qn  
3.3V  
VBB  
Reference Voltage Output  
VCC for Outputs  
5.0V  
VCCO  
VCC_VBB  
GND  
VCC  
LVPECL-to-LVPECL  
3.3V  
VCC for VBB Output  
Common Ground Rail  
VCC for Internal Circuitry  
Rev.: E  
Amendment: /0  
M9999-032206  
hbwhelp@micrel.com or (408) 955-1690  
1
Issue Date: March 2006  

与SY100E417JY相关器件

型号 品牌 获取价格 描述 数据表
SY100E417JYTR MICREL

获取价格

QUINT LVPECL-TO-PECL QUINT LVPECL-TO-PECL TRANSLATOR
SY100E431 MICREL

获取价格

3-BIT DIFFERENTIAL FLIP-FLOP
SY100E431JC MICREL

获取价格

3-BIT DIFFERENTIAL FLIP-FLOP
SY100E431JCTR MICREL

获取价格

3-BIT DIFFERENTIAL FLIP-FLOP
SY100E431JITR MICREL

获取价格

100E SERIES, TRIPLE POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC28, PLA
SY100E431JI-TR MICROCHIP

获取价格

100E SERIES, TRIPLE POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC28, PLA
SY100E431JZ MICREL

获取价格

3-BIT DIFFERENTIAL FLIP-FLOP
SY100E431JZTR MICREL

获取价格

3-BIT DIFFERENTIAL FLIP-FLOP
SY100E445 MICREL

获取价格

4-BIT SERIAL-to-PARALLEL CONVERTER
SY100E445JC MICREL

获取价格

4-BIT SERIAL-to-PARALLEL CONVERTER