5秒后页面跳转
SY100E445JCTR PDF预览

SY100E445JCTR

更新时间: 2024-02-04 07:54:00
品牌 Logo 应用领域
麦瑞 - MICREL 移位寄存器触发器逻辑集成电路输出元件
页数 文件大小 规格书
8页 84K
描述
4-BIT SERIAL-to-PARALLEL CONVERTER

SY100E445JCTR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:QLCC
包装说明:QCCJ,针数:28
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.53其他特性:COMPLEMENTARY SERIAL OUTPUT AVAILABLE
计数方向:RIGHT系列:100E
JESD-30 代码:S-PQCC-J28JESD-609代码:e3
长度:11.48 mm逻辑集成电路类型:SERIAL IN PARALLEL OUT
湿度敏感等级:2位数:4
功能数量:1端子数量:28
最高工作温度:85 °C最低工作温度:
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装形状:SQUARE
封装形式:CHIP CARRIER峰值回流温度(摄氏度):260
传播延迟(tpd):2.1 ns认证状态:Not Qualified
座面最大高度:4.57 mm表面贴装:YES
技术:ECL温度等级:OTHER
端子面层:Matte Tin (Sn)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40触发器类型:POSITIVE EDGE
宽度:11.48 mm最小 fmax:2500 MHz
Base Number Matches:1

SY100E445JCTR 数据手册

 浏览型号SY100E445JCTR的Datasheet PDF文件第2页浏览型号SY100E445JCTR的Datasheet PDF文件第3页浏览型号SY100E445JCTR的Datasheet PDF文件第4页浏览型号SY100E445JCTR的Datasheet PDF文件第5页浏览型号SY100E445JCTR的Datasheet PDF文件第6页浏览型号SY100E445JCTR的Datasheet PDF文件第7页 
4-BIT SERIAL-to-PARALLEL  
CONVERTER  
SY10E445  
SY100E445  
FEATURES  
DESCRIPTION  
On-chip clock ÷4 and ÷8  
The SY10/100E445 are integrated 4-bit serial-to-parallel  
data converters. The devices are designed to operate for  
NRZ data rates of up to 2.5Gb/s. The chip generates a  
divide-by-4 and a divide-by-8 clock for both 4-bit conversion  
and a two-chip 8-bit conversion function. The conversion  
sequence was chosen to convert the first serial bit to Q0,  
the second to Q1, etc.  
Two selectable serial inputs provide a loopback capability  
for testing purposes when the device is used in conjunction  
with the E446 parallel-to-serial converter.  
The start bit for conversion can be moved using the  
SYNC input. A single pulse, applied asynchronously for at  
least two input clock cycles, shifts the start bit for conversion  
from Qn to Qn-1 by one bit. For each additional shift required,  
an additional pulse must be applied to the SYNC input.  
Asserting the SYNC input will force the internal clock dividers  
to "swallow" a clock pulse, effectively shifting a bit from the  
Qn to the Qn-1 output (see Timing Diagram B).  
Extended 100E VEE range of –4.2V to –5.5V  
2.5Gb/s data rate capability  
Differential clock and serial inputs  
VBB output for single-ended use  
Asynchronous data synchronization  
Mode select to expand to 8 bits  
Internal 75kinput pull-down resistors  
Fully compatible with Motorola MC10E/100E445  
Available in 28-pin PLCC package  
PIN CONFIGURATION  
The MODE input is used to select the conversion mode  
of the device. With the MODE input LOW (or open) the  
device will function as a 4-bit converter. When the mode  
input is driven HIGH, the data on the output will change on  
every eighth clock cycle, thus allowing for an 8-bit conversion  
scheme using two E445s. When cascaded in an 8-bit  
conversion scheme, the devices will not operate at the  
2.5Gb/s data rate of a single device. Refer to the applications  
section of this data sheet for more information on cascading  
the E445.  
For lower data rate applications, a VBB reference voltage  
is supplied for single-ended inputs. When operating at clock  
rates above 500MHz, differential input signals are  
recommended. For single-ended inputs, the VBB pin is tied  
to the inverting differential input and bypassed via a 0.01µF  
capacitor. The VBB provides the switching reference for the  
input differential amplifier. The VBB can also be used to AC  
couple an input signal.  
25  
24 23 22 21 20 19  
S
S
INB  
INB  
26  
27  
28  
1
18  
17  
16  
15  
14  
13  
12  
S
S
V
OUT  
OUT  
CC  
SEL  
TOP VIEW  
PLCC  
V
EE  
Q
Q
0
1
J28-1  
CLK  
CLK  
2
3
V
CCO  
V
BB  
4
Q
2
5
6
7
8
9
10 11  
PIN NAMES  
Pin  
SINA, SINA  
SINB, SINB  
SEL  
Function  
Differential Serial Data Input A  
Differential Serial Data Input B  
Serial Input Select Pin  
SOUT, SOUT  
Q0–Q3  
Differential Serial Data Output  
Parallel Data Outputs  
CLK, CLK  
CL/4, CL/4  
CL/8, CL/8  
MODE  
Differential Clock Inputs  
Differential ÷4 Clock Output  
Differential ÷8 Clock Output  
Conversion Mode 4-bit/8-bit  
Conversion Synchronizing Input  
Input, Resets the Counters  
VCC to Output  
SYNC  
RESET  
VCCO  
Rev.: D  
Amendment:/0  
Issue Date: October, 1998  
1

与SY100E445JCTR相关器件

型号 品牌 描述 获取价格 数据表
SY100E445JZ MICREL 4-BIT SERIAL-to-PARALLEL CONVERTER

获取价格

SY100E445JZTR MICREL 4-BIT SERIAL-to-PARALLEL CONVERTER

获取价格

SY100E445JZ-TR MICROCHIP IC CONV 4BIT SER/PAR 28-PLCC

获取价格

SY100E446 MICREL 4-BIT PARALLEL-TO-SERIAL CONVERTER

获取价格

SY100E446JC MICREL 4-BIT PARALLEL-TO-SERIAL CONVERTER

获取价格

SY100E446JCTR MICREL 4-BIT PARALLEL-TO-SERIAL CONVERTER

获取价格