5秒后页面跳转
SN74SSTV16857DGGR PDF预览

SN74SSTV16857DGGR

更新时间: 2024-02-21 17:55:37
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器逻辑集成电路电视光电二极管输出元件输入元件
页数 文件大小 规格书
9页 154K
描述
14-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SN74SSTV16857DGGR 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:TSSOP, TSSOP48,.25,16
针数:48Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.26
系列:SSTVJESD-30 代码:R-PDSO-G48
JESD-609代码:e4长度:9.7 mm
逻辑集成电路类型:D FLIP-FLOP湿度敏感等级:1
位数:14功能数量:1
端子数量:48最高工作温度:70 °C
最低工作温度:输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP48,.25,16封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:2.5 V传播延迟(tpd):2.8 ns
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:Other Logic ICs最大供电电压 (Vsup):2.7 V
最小供电电压 (Vsup):2.3 V标称供电电压 (Vsup):2.5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.4 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:4.4 mm
最小 fmax:200 MHz

SN74SSTV16857DGGR 数据手册

 浏览型号SN74SSTV16857DGGR的Datasheet PDF文件第2页浏览型号SN74SSTV16857DGGR的Datasheet PDF文件第3页浏览型号SN74SSTV16857DGGR的Datasheet PDF文件第4页浏览型号SN74SSTV16857DGGR的Datasheet PDF文件第5页浏览型号SN74SSTV16857DGGR的Datasheet PDF文件第6页浏览型号SN74SSTV16857DGGR的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢀꢀ ꢄꢅ ꢆꢇ ꢈꢉ ꢂ  
ꢆ ꢃ ꢊꢋꢌ ꢄ ꢍꢎ ꢏꢌ ꢀꢄ ꢎꢍꢎꢐ ꢋ ꢑꢒ ꢒꢎ ꢍ  
ꢓ ꢌꢄ ꢔ ꢀꢀ ꢄꢕ ꢖ ꢗ ꢌꢁ ꢘꢑꢄ ꢀ ꢙꢁꢐ ꢚ ꢑꢄ ꢘꢑ ꢄꢀ  
SCES344E – DECEMBER 2000 – REVISED NOVEMBER 2002  
DGG PACKAGE  
(TOP VIEW)  
D
Member of the Texas Instruments  
Widebus Family  
D
Supports SSTL_2 Data Inputs  
Q1  
Q2  
GND  
D1  
D2  
GND  
1
2
3
4
5
6
7
8
9
48  
47  
46  
45  
44  
43  
42  
41  
40  
D
Outputs Meet SSTL_2 Class II  
Specifications  
D
D
D
Differential Clock (CLK and CLK) Inputs  
V
V
DDQ  
Q3  
CC  
D3  
D4  
D5  
D6  
D7  
Supports LVCMOS Switching Levels on the  
RESET Input  
Q4  
Q5  
GND  
RESET Input Disables Differential Input  
Receivers, Resets All Registers, and  
Forces All Outputs Low  
V
DDQ  
Q6 10  
39 CLK  
D
D
D
Flow-Through Architecture Optimizes PCB  
Layout  
Q7  
CLK  
11  
12  
38  
37  
V
V
DDQ  
CC  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
GND 13  
Q8 14  
Q9 15  
36 GND  
35  
V
REF  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
34 RESET  
V
16  
33 D8  
DDQ  
GND 17  
Q10 18  
Q11 19  
Q12 20  
32 D9  
– 1000-V Charged-Device Model (C101)  
31 D10  
30 D11  
29 D12  
description  
V
21  
28  
V
DDQ  
CC  
This 14-bit registered buffer is designed for 2.3-V  
to 2.7-V V operation.  
GND 22  
Q13 23  
Q14 24  
27 GND  
26 D13  
25 D14  
CC  
All inputs are SSTL_2, except the LVCMOS reset  
(RESET) input. All outputs are SSTL_2, Class II  
compatible.  
The SN74SSTV16857 operates from a differential clock (CLK and CLK). Data are registered at the crossing  
of CLK going high and CLK going low.  
The device supports low-power standby operation. When RESET is low, the differential input receivers are  
disabled and undriven (floating) data, clock, and reference voltage (V  
) inputs are allowed. In addition, when  
REF  
RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET input always must  
be held at a valid logic high or low level.  
To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in  
the low state during power up.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
0°C to 70°C  
TSSOP – DGG Tape and reel SN74SSTV16857DGGR  
SSTV16857  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
Copyright 2002, Texas Instruments Incorporated  
ꢄꢧ  
ꢣ ꢧ ꢤ ꢣꢜ ꢝꢱ ꢟꢞ ꢢ ꢪꢪ ꢨꢢ ꢠ ꢢ ꢡ ꢧ ꢣ ꢧ ꢠ ꢤ ꢬ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74SSTV16857DGGR 替代型号

型号 品牌 替代类型 描述 数据表
SN74STV16857DGGRG4 TI

完全替代

14-Bit Registered Buffer With SSTL_2 Inputs and Outputs 48-TSSOP 0 to 70
SN74SSTVF16857GRG4 TI

类似代替

14-Bit Registered Buffer With SSTL_2 Inputs and Outputs 48-TSSOP 0 to 70
SN74SSTVF16857GR TI

类似代替

14 BIT REGISTERED BUFFER WITH SSTL 2 INPUT AND OUTPUTS

与SN74SSTV16857DGGR相关器件

型号 品牌 获取价格 描述 数据表
SN74SSTV16857DGVR TI

获取价格

14-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTV16859 TI

获取价格

13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTV16859_16 TI

获取价格

3-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTV16859DGG TI

获取价格

13-Bit to 26-Bit Registered Buffer with SSTL_2 Inputs and Outputs 64-TSSOP
SN74SSTV16859DGGG4 TI

获取价格

13-Bit to 26-Bit Registered Buffer with SSTL_2 Inputs and Outputs 64-TSSOP
SN74SSTV16859DGGR TI

获取价格

13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTV16859RGQ8 TI

获取价格

13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTV16859RGQR TI

获取价格

13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTV32852 TI

获取价格

24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS
SN74SSTV32852_09 TI

获取价格

24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS