Datasheet > SN74SSTV32852_09

SN74SSTV32852_09

更新时间： 2024-02-20 22:08:52

品牌	Logo	应用领域
德州仪器 - TI		输入元件输出元件
页数	文件大小	规格书
10页	374K
描述
24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74SSTV32852_09 数据手册

SN74SSTV32852-EP

24-BIT TO 48-BIT REGISTERED BUFFER

WITH SSTL_2 INPUTS AND OUTPUTS

www.ti.com

SCES700–OCTOBER 2007

FEATURES

•

Controlled Baseline

•

Supports SSTL_2 Data Inputs

–

One Assembly/Test Site, One Fabrication

Site

Outputs Meet SSTL_2 Class II Specifications

Differential Clock (CLK and CLK) Inputs

•

Extended Temperature Performance of –40°C

to 85°C

Supports LVCMOS Switching Levels on the

RESET Input

Enhanced Diminishing Manufacturing Sources

(DMS) Support

•

RESET Input Disables Differential Input

Receivers, Resets All Registers, and Forces

All Outputs Low

•

Enhanced Product-Change Notification

(1)

Qualification Pedigree

•

Pinout Optimizes DIMM PCB Layout

One Device Per DIMM Required

Member of the Texas Instruments Widebus™

Family

Latch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

•

1-to-2 Outputs Support Stacked DDR DIMMs

(1) Component qualification in accordance with JEDEC and

industry standards to ensure reliable operation over an

extended temperature range. This includes, but is not limited

to, Highly Accelerated Stress Test (HAST) or biased 85/85,

temperature cycle, autoclave or unbiased HAST,

•

ESD Protection Exceeds JESD 22

–

2000-V Human-Body Model (A114-A)

1000-V Charged-Device Model (C101)

electromigration, bond intermetallic life, and mold compound

life. Such qualification testing should not be viewed as

justifying use of this component beyond specified

performance and environmental limits.

DESCRIPTION/ORDERING INFORMATION

This 24-bit to 48-bit registered buffer is designed for 2.3-V to 2.7-V V_CCoperation.

All inputs are SSTL_2, except the LVCMOS reset (RESET) input. All outputs are SSTL_2, Class II compatible.

The SN74SSTV32852 operates from a differential clock (CLK and CLK). Data are registered at the crossing of

CLK going high and CLK going low.

The device supports low-power standby operation. When RESET is low, the differential input receivers are

disabled, and undriven (floating) data, clock, and reference voltage (V_REF) inputs are allowed. In addition, when

RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET input always must be

held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the

low state during power up.

ORDERING INFORMATION⁽¹⁾

T_A

PACKAGE⁽²⁾

ORDERABLE PART NUMBER

TOP-SIDE MARKING

SV852IEP

–40°C to 85°C

LFBGA – GKF Tape and reel

CSSTV32852GKFREP

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI

website at www.ti.com.

(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at

www.ti.com/packaging.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

12 3 4 5 6 7...10

中文翻译

下载PDF

与SN74SSTV32852_09相关器件

型号	品牌	获取价格	描述	数据表
SN74SSTV32852-EP	TI	获取价格	24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS
SN74SSTV32852GKFR	TI	获取价格	24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS
SN74SSTV32852ZKFR	TI	获取价格	24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS
SN74SSTV32867-EP	TI	获取价格	26-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND LVCMOS OUTPUTS
SN74SSTV32877	TI	获取价格	26-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS
SN74SSTV32877GKER	TI	获取价格	26-Bit Registered Buffer with SSTL_2 Inputs and Outputs 96-LFBGA 0 to 70
SN74SSTVF16857	TI	获取价格	14 BIT REGISTERED BUFFER WITH SSTL 2 INPUT AND OUTPUTS
SN74SSTVF16857_09	TI	获取价格	14 BIT REGISTERED BUFFER WITH SSTL 2 INPUT AND OUTPUTS
SN74SSTVF16857GR	TI	获取价格	14 BIT REGISTERED BUFFER WITH SSTL 2 INPUT AND OUTPUTS
SN74SSTVF16857GRG4	TI	获取价格	14-Bit Registered Buffer With SSTL_2 Inputs and Outputs 48-TSSOP 0 to 70

与SN74SSTV32852_09相关文章

REF03GPZ资料解读：主要特征、技术参数、应用场景
2024-08-05

48
一文带你了解DS28E40主要特征、安全特性、应用场景
2024-07-30

100
RT9172资料手册解读：关节特性、引脚信息、参数说明
2024-07-30

88
一文带你了解SM8760CA资料：主要参数特征
2024-07-30

87

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74SSTV32852_09

SN74SSTV32852_09 数据手册

与SN74SSTV32852_09相关器件

与SN74SSTV32852_09相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74SSTV32852_09

SN74SSTV32852_09 数据手册

与SN74SSTV32852_09相关器件

与SN74SSTV32852_09相关文章

您还可以找

您在本页遇到什么问题？