ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢂ
ꢉ
ꢊ
ꢀ
ꢁ
ꢋ
ꢃ
ꢌ ꢍꢌ ꢎꢅ ꢏꢐꢆ ꢑ ꢒꢆꢏꢄ ꢐꢓꢀ ꢆ ꢔꢏꢁꢀ ꢒꢕꢖ ꢅꢕꢔꢀ ꢏꢁꢗ ꢔꢕ ꢘ ꢖꢀ ꢆꢕ ꢔ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢂ
ꢉ
ꢀ
ꢀ
ꢙ
ꢖ
ꢆ
ꢇ
ꢌ
ꢎ
ꢀ
ꢆ
ꢏ
ꢆ
ꢕ
ꢑ
ꢓ
ꢆ
ꢚ
ꢓ
ꢆ
SCBS706F − AUGUST 1997 − REVISED OCTOBER 2003
D
Support Mixed-Mode Signal Operation
(5-V Input and Output Voltages With
D
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
3.3-V V
)
CC
D
D
D
Support Unregulated Battery Operation
Down to 2.7 V
D
D
Latch-Up Performance Exceeds 500 mA Per
JESD 17
Typical V
<0.8 V at V
(Output Ground Bounce)
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
OLP
CC
= 3.3 V, T = 25°C
A
I
and Power-Up 3-State Support Hot
off
Insertion
SN54LVTH652 . . . JT OR W PACKAGE
SN74LVTH652 . . . DB, DGV, DW, NS, OR PW PACKAGE
(TOP VIEW)
SN54LVTH652 . . . FK PACKAGE
(TOP VIEW)
1
24
23
22
21
20
19
18
17
16
15
14
13
CLKAB
SAB
OEAB
A1
A2
A3
A4
A5
A6
A7
A8
GND
V
CC
2
CLKBA
SBA
OEBA
B1
B2
B3
B4
B5
B6
B7
3
4
3
2
1
28 27 26
25
5
6
7
8
9
4
A1
A2
A3
NC
A4
A5
A6
OEBA
B1
B2
NC
B3
B4
24
23
22
21
20
19
5
6
7
8
10
11
9
B5
10
11
12
12 13 14 15 16 17 18
B8
NC − No internal connection
description/ordering information
These bus transceivers and registers are designed specifically for low-voltage (3.3-V) V
the capability to provide a TTL interface to a 5-V system environment.
operation, but with
CC
ORDERING INFORMATION
ORDERABLE
†
T
A
PACKAGE
TOP-SIDE MARKING
PART NUMBER
SN74LVTH652DW
SN74LVTH652DWR
SN74LVTH652NSR
SN74LVTH652DBR
SN74LVTH652PW
SN74LVTH652PWR
SN74LVTH652DGVR
SNJ54LVTH652JT
SNJ54LVTH652W
SNJ54LVTH652FK
Tube
SOIC − DW
LVTH652
Tape and reel
Tape and reel
Tape and reel
Tube
SOP − NS
LVTH652
LXH652
SSOP − DB
−40°C to 85°C
−55°C to 125°C
TSSOP − PW
LXH652
Tape and reel
Tape and reel
Tube
TVSOP − DGV
CDIP − JT
LXH652
SNJ54LVTH652JT
SNJ54LVTH652W
SNJ54LVTH652FK
CFP − W
Tube
LCCC − FK
Tube
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2003, Texas Instruments Incorporated
ꢓ ꢁ ꢄꢕꢀꢀ ꢑ ꢆꢇ ꢕꢔꢙ ꢖꢀ ꢕ ꢁ ꢑꢆꢕꢗ ꢛꢜ ꢝꢞ ꢟꢠꢡ ꢢꢣꢤ ꢥꢛ ꢡꢠ ꢥꢛꢦ ꢝꢥꢞ ꢚꢔ ꢑ ꢗ ꢓ ꢒꢆ ꢖꢑ ꢁ
ꢛ
ꢗ
ꢏ
ꢆ
ꢏ
ꢝ
ꢥ
ꢧ
ꢠ
ꢨ
ꢣ
ꢦ
ꢛꢝ
ꢠ
ꢥ
ꢡ
ꢢ
ꢨ
ꢨ
ꢤ
ꢥ
ꢛ
ꢦꢞ
ꢠ
ꢧ
ꢩ
ꢢ
ꢪ
ꢫ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢟ
ꢦ
ꢤ
ꢍ
ꢚ
ꢨ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢞ
ꢡ
ꢠ
ꢥ
ꢧ
ꢠ
ꢨ
ꢣ
ꢛ
ꢠ
ꢞ
ꢩ
ꢤ
ꢡ
ꢝ
ꢧꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢞ
ꢩ
ꢤ
ꢨ
ꢛ
ꢜ
ꢤ
ꢛ
ꢤ
ꢨ
ꢣ
ꢞ
ꢠ
ꢧ
ꢆꢤꢬ
ꢦ
ꢞ
ꢖ
ꢥ
ꢞ
ꢛ
ꢨ
ꢢ
ꢣ
ꢤꢥ
ꢛ
ꢞ
ꢞ
ꢛ
ꢦ
ꢥ
ꢟ
ꢦ
ꢨ
ꢟ
ꢭ
ꢦ
ꢨ
ꢨ
ꢦ
ꢥ
ꢛ
ꢮꢍ
ꢚ
ꢨ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢝ
ꢠ
ꢥ
ꢩꢦ ꢨ ꢦ ꢣ ꢤ ꢛ ꢤ ꢨ ꢞ ꢍ
ꢩ
ꢨ
ꢠ
ꢡ
ꢤ
ꢞ
ꢞ
ꢝ
ꢥ
ꢯ
ꢟ
ꢠ
ꢤꢞ
ꢥ
ꢠ
ꢛ
ꢥ
ꢤ
ꢡꢤ
ꢞ
ꢞ
ꢦ
ꢨ
ꢝ
ꢫ
ꢮ
ꢝ
ꢥ
ꢡ
ꢫ
ꢢ
ꢟ
ꢤ
ꢛ
ꢤ
ꢞ
ꢛ
ꢝ
ꢥ
ꢯ
ꢠ
ꢧ
ꢦ
ꢫ
ꢫ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265