5秒后页面跳转
捷配首页

Datasheet > SN74LVTT240DWR
SN74LVTT240DWR PDF预览

SN74LVTT240DWR

更新时间： 2024-11-14 20:48:19
品牌 Logo 应用领域
德州仪器 - TI 驱动信息通信管理光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
6页 111K
描述
LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, PLASTIC, SO-20

阅读下载

中文翻译

获取价格

SN74LVTT240DWR 技术参数

生命周期：Obsolete零件包装代码：SOIC
包装说明：SOP,针数：20
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.29系列：LVT
JESD-30 代码：R-PDSO-G20长度：12.8 mm
逻辑集成电路类型：BUS DRIVER位数：4
功能数量：2端口数量：2
端子数量：20最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：INVERTED封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装形状：RECTANGULAR
封装形式：SMALL OUTLINE传播延迟（tpd）：4 ns
认证状态：Not Qualified座面最大高度：2.65 mm
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：2.7 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：BICMOS温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL宽度：7.5 mm
Base Number Matches：1

SN74LVTT240DWR 数据手册

 浏览型号SN74LVTT240DWR的Datasheet PDF文件第2页浏览型号SN74LVTT240DWR的Datasheet PDF文件第3页浏览型号SN74LVTT240DWR的Datasheet PDF文件第4页浏览型号SN74LVTT240DWR的Datasheet PDF文件第5页浏览型号SN74LVTT240DWR的Datasheet PDF文件第6页 
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢆ
ꢇ
ꢃ
ꢈ
ꢉ
ꢊ
ꢀ
ꢁ
ꢋ
ꢌ ꢍꢌ ꢎꢅ ꢊꢏꢐꢆ ꢊ ꢑꢒ ꢆꢏꢄꢊꢐ ꢓꢔ ꢔꢕ ꢖꢀ ꢗꢘ ꢖ ꢙꢅ ꢕ ꢖ  
ꢃ
ꢄ
ꢅ
ꢆ
ꢆ
ꢇ
ꢃ
ꢈ
ꢀ
ꢀ
ꢝ
ꢚ
ꢙ
ꢆ
ꢛ
ꢊ
ꢌ
ꢎ
ꢀ
ꢆ
ꢏ
ꢆ
ꢕ
ꢊ
ꢑ
ꢓ
ꢆ
ꢜ
ꢓ
ꢆ
SCES005 − FEBRUARY 1995  
SN54LVTT240 . . . J OR W PACKAGE  
SN74LVTT240 . . . DB, DW, OR PW PACKAGE  
(TOP VIEW)  
• State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V  
Operation and Low-Static Power  
Dissipation  
1OE  
1A1  
2Y4  
1A2  
2Y3  
1A3  
2Y2  
1A4  
2Y1  
GND  
V
CC  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
• Supports Mixed-Mode Signal Operation  
2OE  
1Y1  
2A4  
1Y2  
2A3  
1Y3  
(5-V Input and Output Voltages With  
3.3-V V  
)
CC  
• Supports Unregulated Battery Operation  
Down to 2.7 V  
• Typical V  
(Output Ground Bounce)  
OLP  
< 0.8 V at V  
= 3.3 V, T = 25°C  
13 2A2  
12 1Y4  
CC  
A
• Latch-Up Performance Exceeds 500 mA  
11  
2A1  
Per JEDEC Standard JESD-17  
• Supports Live Insertion  
SN54LVTT240 . . . FK PACKAGE  
(TOP VIEW)  
• Package Options Include Plastic  
Small-Outline (DW), Shrink Small-Outline  
(DB), Thin Shrink Small-Outline (PW)  
Packages, Ceramic Chip Carriers (FK),  
Ceramic Flat (W) Packages, and Ceramic  
(J) DIPs  
3
2
1
20 19  
18  
1Y1  
2A4  
1Y2  
2A3  
1Y3  
1A2  
2Y3  
1A3  
2Y2  
1A4  
4
5
6
7
8
17  
16  
15  
14  
description  
These octal buffers and line drivers are designed  
specifically for low-voltage (3.3-V) V operation,  
9 10 11 12 13  
CC  
but with the capability to provide a TTL interface to  
a 5-V system environment.  
The ’LVTT240 is organized as two 4-bit buffer/line  
drivers with separate output-enable (OE) inputs.  
When OE is low, the device passes data from the  
A inputs to the Y outputs. When OE is high, the  
outputs are in the high-impedance state.  
To ensure the high-impedance state during power up or power down, OE should be tied to V  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup  
CC  
The SN74LVTT240 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count  
and functionality of standard small-outline packages in less than half the printed-circuit-board area.  
The SN54LVTT240 is characterized for operation over the full military temperature range of −55°C to 125°C.  
The SN74LVTT240 is characterized for operation from −40°C to 85°C.  
FUNCTION TABLE  
(each buffer)  
INPUTS  
OUTPUT  
Y
OE  
A
H
L
L
L
L
H
Z
H
X
Copyright 1995, Texas Instruments Incorporated  
ꢓ ꢁꢄ ꢕꢀꢀ ꢑ ꢆꢛ ꢕꢖꢚ ꢙꢀ ꢕ ꢁ ꢑꢆꢕ ꢘ ꢞꢟ ꢠꢡ ꢢꢣꢤ ꢥꢦ ꢧꢨꢞ ꢤꢣ ꢨꢞꢩ ꢠꢨꢡ ꢜꢖ ꢑ ꢘ ꢓ ꢒꢆ ꢙꢑ ꢁ  
ꢞ
ꢘ
ꢏ
ꢆ
ꢏ
ꢠ
ꢨ
ꢪ
ꢣ
ꢫ
ꢦ
ꢩ
ꢞ
ꢠ
ꢣ
ꢨ
ꢤ
ꢥ
ꢫ
ꢫ
ꢧ
ꢨ
ꢞ
ꢩ
ꢡ
ꢣ
ꢪ
ꢬ
ꢥ
ꢭ
ꢮ
ꢠ
ꢤ
ꢩ
ꢞ
ꢠ
ꢣ
ꢨ
ꢢ
ꢩ
ꢧ
ꢍ
ꢜ
ꢫ
ꢣ
ꢢ
ꢥ
ꢤ
ꢞ
ꢡ
ꢤ
ꢣ
ꢨ
ꢪ
ꢣ
ꢫ
ꢦ
ꢞ
ꢣ
ꢡ
ꢬ
ꢧ
ꢤ
ꢠ
ꢪ
ꢠ
ꢤ
ꢩ
ꢞ
ꢠ
ꢣ
ꢨ
ꢡ
ꢬ
ꢧ
ꢫ
ꢞ
ꢟ
ꢧ
ꢞ
ꢧ
ꢫ
ꢦ
ꢡ
ꢣ
ꢪ
ꢆ
ꢧ
ꢯ
ꢩ
ꢡ
ꢙ
ꢨ
ꢡ
ꢞ
ꢫ
ꢥ
ꢦ
ꢧ
ꢨ
ꢞ
ꢡ
ꢡ
ꢞ
ꢩ
ꢨ
ꢢ
ꢩ
ꢫ
ꢢ
ꢰ
ꢩ
ꢫ
ꢫ
ꢩ
ꢨ
ꢞ
ꢱ
ꢍ
ꢜ
ꢫ
ꢣ
ꢢ
ꢥ
ꢤ
ꢞ
ꢠ
ꢣ
ꢨ
ꢬꢩ ꢫ ꢩ ꢦ ꢧ ꢞ ꢧ ꢫ ꢡ ꢍ  
ꢬ
ꢫ
ꢣ
ꢤ
ꢧ
ꢡ
ꢡ
ꢠ
ꢨ
ꢲ
ꢢ
ꢣ
ꢧ
ꢡ
ꢨ
ꢣ
ꢞ
ꢨ
ꢧ
ꢤ
ꢧ
ꢡ
ꢡ
ꢩ
ꢫ
ꢠ
ꢮ
ꢱ
ꢠ
ꢨ
ꢤ
ꢮ
ꢥ
ꢢ
ꢧ
ꢞ
ꢧ
ꢡ
ꢞ
ꢠ
ꢨ
ꢲ
ꢣ
ꢪ
ꢩ
ꢮ
ꢮ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443  
123456

中文翻译

下载PDF

与SN74LVTT240DWR相关器件

型号 品牌 获取价格 描述 数据表
SN74LVTT240J TI

获取价格

 		LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CDIP20, CERAMIC, DIP-20
SN74LVTT240OR TI

获取价格

 		3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTT240PW TI

获取价格

 		3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTT240PWLE TI

获取价格

 		LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, PLASTIC, TSSOP-20
SN74LVTT240PWR TI

获取价格

 		LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, TSSOP-20
SN74LVTT240W TI

获取价格

 		LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CDFP20, CERAMIC, DFP-20
SN74LVTT244 TI

获取价格

 		3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTT244DBLE TI

获取价格

 		LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20, PLASTIC, SSOP-20
SN74LVTT244DBR TI

获取价格

 		IC,BUFFER/DRIVER,DUAL,4-BIT,LVT/ALVT-BICMOS,SSOP,20PIN,PLASTIC
SN74LVTT244DWR TI

获取价格

 		LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20, PLASTIC, SOP-20

与SN74LVTT240DWR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证