SN74LVTT240OR

更新时间： 2024-11-14 09:12:27

品牌	Logo	应用领域
德州仪器 - TI		驱动器输出元件
页数	文件大小	规格书
6页	102K
描述
3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74LVTT240OR 数据手册

SN54LVTT240, SN74LVTT240

3.3-V ABT OCTAL BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS

SCES005 – FEBRUARY 1995

SN54LVTT240 . . . J OR W PACKAGE

SN74LVTT240 . . . DB, DW, OR PW PACKAGE

(TOP VIEW)

• State-of-the-Art Advanced BiCMOS

Technology (ABT) Design for 3.3-V

Operation and Low-Static Power

Dissipation

1OE

1A1

2Y4

1A2

2Y3

1A3

2Y2

1A4

2Y1

GND

• Supports Mixed-Mode Signal Operation

2OE

1Y1

2A4

1Y2

2A3

1Y3

(5-V Input and Output Voltages With

3.3-V V

)

• Supports Unregulated Battery Operation

Down to 2.7 V

• Typical V

(Output Ground Bounce)

OLP

< 0.8 V at V

= 3.3 V, T = 25°C

13 2A2

12 1Y4

• Latch-Up Performance Exceeds 500 mA

2A1

Per JEDEC Standard JESD-17

• Supports Live Insertion

SN54LVTT240 . . . FK PACKAGE

(TOP VIEW)

• Package Options Include Plastic

Small-Outline (DW), Shrink Small-Outline

(DB), Thin Shrink Small-Outline (PW)

Packages, Ceramic Chip Carriers (FK),

Ceramic Flat (W) Packages, and Ceramic

(J) DIPs

20 19

1Y1

2A4

1Y2

2A3

1Y3

1A2

2Y3

1A3

2Y2

1A4

description

These octal buffers and line drivers are designed

specifically for low-voltage (3.3-V) V operation,

9 10 11 12 13

but with the capability to provide a TTL interface to

a 5-V system environment.

The ’LVTT240 is organized as two 4-bit buffer/line

drivers with separate output-enable (OE) inputs.

When OE is low, the device passes data from the

A inputs to the Y outputs. When OE is high, the

outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVTT240 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count

and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVTT240 is characterized for operation over the full military temperature range of –55°C to 125°C.

The SN74LVTT240 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

(each buffer)

INPUTS

OUTPUT

UNLESS OTHERWISE NOTED this document contains PRODUCTION

DATA information current as of publication date. Products conform to

specifications per the terms of Texas Instruments standard warranty.

Production processing does not necessarily include testing of all

parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6

中文翻译

下载PDF

与SN74LVTT240OR相关器件

型号	品牌	获取价格	描述	数据表
SN74LVTT240PW	TI	获取价格	3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTT240PWLE	TI	获取价格	LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, PLASTIC, TSSOP-20
SN74LVTT240PWR	TI	获取价格	LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, TSSOP-20
SN74LVTT240W	TI	获取价格	LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CDFP20, CERAMIC, DFP-20
SN74LVTT244	TI	获取价格	3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTT244DBLE	TI	获取价格	LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20, PLASTIC, SSOP-20
SN74LVTT244DBR	TI	获取价格	IC,BUFFER/DRIVER,DUAL,4-BIT,LVT/ALVT-BICMOS,SSOP,20PIN,PLASTIC
SN74LVTT244DWR	TI	获取价格	LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20, PLASTIC, SOP-20
SN74LVTT244J	TI	获取价格	LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20
SN74LVTT244PWLE	ROCHESTER	获取价格	LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20, PLASTIC, TSSOP-20

与SN74LVTT240OR相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

29
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

12
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

14
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

35

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVTT240OR

SN74LVTT240OR 数据手册

与SN74LVTT240OR相关器件

与SN74LVTT240OR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVTT240OR

SN74LVTT240OR 数据手册

与SN74LVTT240OR相关器件

与SN74LVTT240OR相关文章

您还可以找

您在本页遇到什么问题？