5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74LVTZ240
SN74LVTZ240 PDF预览

SN74LVTZ240

更新时间： 2024-11-14 11:58:15
品牌 Logo 应用领域
德州仪器 - TI 驱动器输出元件
页数 文件大小 规格书
10页 228K
描述
3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74LVTZ240 数据手册

 浏览型号SN74LVTZ240的Datasheet PDF文件第2页浏览型号SN74LVTZ240的Datasheet PDF文件第3页浏览型号SN74LVTZ240的Datasheet PDF文件第4页浏览型号SN74LVTZ240的Datasheet PDF文件第5页浏览型号SN74LVTZ240的Datasheet PDF文件第6页浏览型号SN74LVTZ240的Datasheet PDF文件第7页 
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢃ
ꢉ
ꢊ
ꢀ
ꢁ
ꢋ
ꢃ
ꢌ ꢍꢌ ꢎꢅ ꢏꢐꢆ ꢑ ꢒꢆꢏꢄ ꢐꢓꢔ ꢔ ꢕꢖꢀꢗ ꢘ ꢖꢙ ꢅ ꢕꢖ  
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢃ
ꢉ
ꢀ
ꢀ
ꢚ ꢙꢆ ꢛ ꢌ ꢎꢀꢆꢏꢆ ꢕ ꢑ ꢓꢆ ꢜꢓ ꢆ  
SCBS301B − SEPTEMBER 1993 − REVISED JULY 1995  
SN54LVTZ240 . . . J PACKAGE  
SN74LVTZ240 . . . DB, DW, OR PW PACKAGE  
(TOP VIEW)  
D State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V  
Operation and Low-Static Power  
Dissipation  
1OE  
1A1  
2Y4  
1A2  
2Y3  
1A3  
2Y2  
1A4  
2Y1  
GND  
V
CC  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
D High-Impedance State During Power Up  
2OE  
1Y1  
2A4  
1Y2  
2A3  
1Y3  
and Power Down  
D Support Mixed-Mode Signal Operation (5-V  
Input and Output Voltages With 3.3-V V  
)
CC  
D Support Unregulated Battery Operation  
Down to 2.7 V  
13 2A2  
12 1Y4  
D Typical V  
(Output Ground Bounce)  
OLP  
< 0.8 V at V  
= 3.3 V, T = 25°C  
CC  
A
11  
2A1  
D Latch-Up Performance Exceeds 500 mA  
Per JEDEC Standard JESD-17  
SN54LVTZ240 . . . FK PACKAGE  
(TOP VIEW)  
D Bus-Hold Data Inputs Eliminate the Need  
for External Pullup Resistors  
D Package Options Include Plastic  
Small-Outline (DW), Shrink Small-Outline  
(DB), and Thin Shrink Small-Outline (PW)  
Packages, Ceramic Chip Carriers (FK), and  
Ceramic (J) DIPs  
3
2
1
20 19  
18  
1Y1  
2A4  
1Y2  
2A3  
1Y3  
1A2  
2Y3  
1A3  
2Y2  
1A4  
4
5
6
7
8
17  
16  
15  
14  
description  
9 10 11 12 13  
These octal buffers and line drivers are designed  
specifically for low-voltage (3.3-V) V operation,  
CC  
but with the capability to provide a TTL interface  
to a 5-V system environment.  
These devices are organized as two 4-bit line drivers with separate output-enable (OE) inputs. When OE is low,  
the device passes data from the A inputs to the Y outputs. When OE is high, the outputs are in the  
high-impedance state.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
The SN74LVTZ240 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count  
and functionality of standard small-outline packages in less than half the printed-circuit-board area.  
The SN54LVTZ240 is characterized for operation over the full military temperature range of −55°C to 125°C.  
The SN74LVTZ240 is characterized for operation from −40°C to 85°C.  
FUNCTION TABLE  
(each buffer)  
INPUTS  
OUTPUT  
Y
OE  
A
H
L
L
L
L
H
Z
H
X
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1995, Texas Instruments Incorporated  
ꢓ ꢁ ꢄꢕꢀꢀ ꢑ ꢆꢛ ꢕꢖꢚ ꢙꢀ ꢕ ꢁ ꢑꢆꢕꢘ ꢝꢞ ꢟꢠ ꢡꢢꢣ ꢤꢥꢦ ꢧꢝ ꢣꢢ ꢧꢝꢨ ꢟꢧꢠ ꢜꢖ ꢑ ꢘ ꢓ ꢒꢆ ꢙꢑ ꢁ  
ꢝ
ꢘ
ꢏ
ꢆ
ꢏ
ꢟ
ꢧ
ꢩ
ꢢ
ꢪ
ꢥ
ꢨ
ꢝ
ꢟ
ꢢ
ꢧ
ꢣ
ꢤ
ꢪ
ꢪ
ꢦ
ꢧ
ꢝ
ꢨ
ꢠ
ꢢ
ꢩ
ꢫ
ꢤ
ꢬ
ꢭ
ꢟ
ꢣ
ꢨ
ꢝ
ꢟ
ꢢ
ꢧ
ꢡ
ꢨ
ꢦ
ꢍ
ꢜ
ꢪ
ꢢ
ꢡ
ꢤ
ꢣ
ꢝ
ꢠ
ꢣ
ꢢ
ꢧ
ꢩ
ꢢ
ꢪ
ꢥ
ꢝ
ꢢ
ꢠ
ꢫ
ꢦ
ꢣ
ꢟ
ꢩ
ꢟ
ꢣ
ꢨ
ꢝ
ꢟ
ꢢ
ꢧ
ꢠ
ꢫ
ꢦ
ꢪ
ꢝ
ꢞ
ꢦ
ꢝ
ꢦ
ꢪ
ꢥ
ꢠ
ꢢ
ꢩ
ꢆ
ꢦ
ꢮ
ꢨ
ꢠ
ꢙ
ꢧ
ꢠ
ꢝ
ꢪ
ꢤ
ꢥ
ꢦ
ꢧ
ꢝ
ꢠ
ꢠ
ꢝ
ꢨ
ꢧ
ꢡ
ꢨ
ꢪ
ꢡ
ꢯ
ꢨ
ꢪ
ꢪ
ꢨ
ꢧ
ꢝ
ꢰ
ꢍ
ꢜ
ꢪ
ꢢ
ꢡ
ꢤ
ꢣ
ꢝ
ꢟ
ꢢ
ꢧ
ꢫꢨ ꢪ ꢨ ꢥ ꢦ ꢝ ꢦ ꢪ ꢠ ꢍ  
ꢫ
ꢪ
ꢢ
ꢣ
ꢦ
ꢠ
ꢠ
ꢟ
ꢧ
ꢱ
ꢡ
ꢢ
ꢦ
ꢠ
ꢧ
ꢢ
ꢝ
ꢧ
ꢦ
ꢣ
ꢦ
ꢠ
ꢠ
ꢨ
ꢪ
ꢟ
ꢭ
ꢰ
ꢟ
ꢧ
ꢣ
ꢭ
ꢤ
ꢡ
ꢦ
ꢝ
ꢦ
ꢠ
ꢝ
ꢟ
ꢧ
ꢱ
ꢢ
ꢩ
ꢨ
ꢭ
ꢭ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443  
1234567...10

中文翻译

下载PDF

与SN74LVTZ240相关器件

型号 品牌 获取价格 描述 数据表
SN74LVTZ240DB TI

获取价格

 		LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20, PLASTIC, SSOP-20
SN74LVTZ240DBLE TI

获取价格

 		3.3-V ABT Octal Buffers/Drivers With 3-State Outputs 20-SSOP -40 to 85
SN74LVTZ240DW TI

获取价格

 		3.3-V ABT Octal Buffers/Drivers With 3-State Outputs 20-SOIC -40 to 85
SN74LVTZ240DWR TI

获取价格

 		3.3-V ABT Octal Buffers/Drivers With 3-State Outputs 20-SOIC -40 to 85
SN74LVTZ240PW TI

获取价格

 		LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20, PLASTIC, TSSOP-20
SN74LVTZ240PWLE TI

获取价格

 		3.3-V ABT Octal Buffers/Drivers With 3-State Outputs 20-TSSOP -40 to 85
SN74LVTZ244 TI

获取价格

 		3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTZ244DBLE TI

获取价格

 		3.3-V ABT Octal Buffers/Drivers With 3-State Outputs 20-SSOP -40 to 85
SN74LVTZ244DBR TI

获取价格

 		具有总线保持、TTL 兼容型 CMOS 输入和三态输出的 8 通道、2.7V 至 3.6V
SN74LVTZ244DBRE4 TI

获取价格

 		LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SSOP-20

与SN74LVTZ240相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证