SN74LVTR245DBLE

更新时间： 2024-11-14 13:13:51

品牌	Logo	应用领域
德州仪器 - TI		总线收发器输出元件
页数	文件大小	规格书
7页	119K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74LVTR245DBLE 数据手册

SN54LVTR245, SN74LVTR245

3.3-V ABT OCTAL BUS TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCAS428 – OCTOBER 1993

SN54LVTR245 . . . J PACKAGE

SN74LVTR245 . . . DB, DW, OR PW PACKAGE

(TOP VIEW)

• State-of-the-Art Advanced BiCMOS

Technology (ABT) Design for 3.3-V

Operation and Low-Static Power

Dissipation

DIR

• Supports Mixed-Mode Signal Operation

(5-V Input and Output Voltages With

3.3-V V

)

• Supports Unregulated Battery Operation

Down to 2.7 V

• Typical V

(Output Ground Bounce)

OLP

< 0.8 V at V

= 3.3 V, T = 25°C

13 B6

12 B7

• Latch-Up Performance Exceeds 500 mA

GND

Per JEDEC Standard JESD-17

• Bus-Hold Data Inputs Eliminate the Need

for External Pullup Resistors

SN54LVTR245 . . . FK PACKAGE

(TOP VIEW)

• Reduced Output Structure on A Port

Minimizes V

OHV

• Package Options Include Plastic

Small-Outline (DW), Shrink Small-Outline

(DB), and Thin Shrink Small-Outline (PW)

Packages, Ceramic Chip Carriers (FK), and

Ceramic DIPs (J)

20 19

description

9 10 11 12 13

These octal bus transceivers are designed

specifically for low-voltage (3.3-V) V operation,

but with the capability to provide a TTL interface to

a 5-V system environment.

The ′LVTR245 is designed for asynchronous communication between data buses. The device transmits data

from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control

(DIR) input. The output-enable (OE) input can be used to disable the device so the buses are effectivelyisolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The A port is designed to minimize the undershoot exhibited on high to low transition during simultaneous

switching conditions.

The SN74LVTR245 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count

and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVTR245 is characterized for operation over the full military temperature range of –55°C to 125°C.

The SN74LVTR245 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

INPUTS

OPERATION

DIR

B data to A bus

A data to B bus

Isolation

UNLESS OTHERWISE NOTED this document contains PRODUCTION

DATA information current as of publication date. Products conform to

specifications per the terms of Texas Instruments standard warranty.

Production processing does not necessarily include testing of all

parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7

中文翻译

下载PDF

与SN74LVTR245DBLE相关器件

型号	品牌	获取价格	描述	数据表
SN74LVTR245DW	TI	获取价格	3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74LVTR245DWR	TI	获取价格	暂无描述
SN74LVTR245NSR	TI	获取价格	暂无描述
SN74LVTR245PW	TI	获取价格	3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74LVTR245PWR	TI	获取价格	3.3-V ABT Octal Bus Transceivers With 3-State Outputs And Series Resistors 20-TSSOP -40 to
SN74LVTT240	TI	获取价格	3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTT240DB	TI	获取价格	3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTT240DBLE	TI	获取价格	LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, PLASTIC, SSOP-20
SN74LVTT240DBR	TI	获取价格	LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, SSOP-20
SN74LVTT240DW	TI	获取价格	3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

与SN74LVTR245DBLE相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

29
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

12
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

14
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

35

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVTR245DBLE

SN74LVTR245DBLE 数据手册

与SN74LVTR245DBLE相关器件

与SN74LVTR245DBLE相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVTR245DBLE

SN74LVTR245DBLE 数据手册

与SN74LVTR245DBLE相关器件

与SN74LVTR245DBLE相关文章

您还可以找

您在本页遇到什么问题？