Datasheet > SN74AUC2G126_08

SN74AUC2G126_08

更新时间： 2024-11-16 11:56:27

品牌	Logo	应用领域
德州仪器 - TI		输出元件
页数	文件大小	规格书
14页	531K
描述
DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74AUC2G126_08 数据手册

SN74AUC2G126

DUAL BUS BUFFER GATE

WITH 3-STATE OUTPUTS

www.ti.com

SCES533C–DECEMBER 2003–REVISED JANUARY 2007

FEATURES

•

Available in the Texas Instruments

NanoFree™ Package

•

Low Power Consumption, 10 µA at 1.8 V

±8-mA Output Drive at 1.8 V

•

Optimized for 1.8-V Operation and Is 3.6-V I/O

Tolerant to Support Mixed-Mode Signal

Operation

Latch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

•

ESD Protection Exceeds JESD 22

•

I_offSupports Partial-Power-Down Mode

Operation

–

2000-V Human-Body Model (A114-A)

200-V Machine Model (A115-A)

•

Sub-1-V Operable

1000-V Charged-Device Model (C101)

Max t_pdof 1.9 ns at 1.8 V

DCT PACKAGE

(TOP VIEW)

DCU PACKAGE

(TOP VIEW)

YZP PACKAGE

(BOTTOM VIEW)

4 5

GND

V_CC

2OE

1OE

V_CC

2OE

1OE

3 6

2 7

1 8

2OE

V_CC

1OE

GND

See mechanical drawings for dimensions.

DESCRIPTION/ORDERING INFORMATION

This dual bus buffer gate is operational at 0.8-V to 2.7-V V_CC, but is designed specifically for 1.65-V to 1.95-V

V_CCoperation.

The SN74AUC2G126 is a dual bus driver/line driver with 3-state outputs. The outputs are disabled when the

associated output-enable (OE) input is low.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the

package.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a

pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the

driver.

This device is fully specified for partial-power-down applications using I_off. The I_offcircuitry disables the outputs,

preventing damaging current backflow through the device when it is powered down.

For more information about AUC Little Logic devices, please refer to the TI application report, Applications of

Texas Instruments AUC Sub-1-V Little Logic Devices, literature number SCEA027.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

12 3 4 5 6 7...14

中文翻译

下载PDF

与SN74AUC2G126_08相关器件

型号	品牌	获取价格	描述	数据表
SN74AUC2G126DCTR	TI	获取价格	DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC2G126DCUR	TI	获取价格	DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC2G126YEPR	TI	获取价格	DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC2G126YZPR	TI	获取价格	DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC2G240	TI	获取价格	DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74AUC2G240DCTR	TI	获取价格	DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74AUC2G240DCUR	TI	获取价格	DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74AUC2G240DCURE4	TI	获取价格	IC,BUFFER/DRIVER,SINGLE,2-BIT,AUC-CMOS,TSSOP,8PIN,PLASTIC
SN74AUC2G240YEPR	TI	获取价格	AUC SERIES, 1-BIT DRIVER, INVERTED OUTPUT, PBGA8, DSBGA-8
SN74AUC2G240YZPR	TI	获取价格	DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

与SN74AUC2G126_08相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

12
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

6
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

33
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

30

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AUC2G126_08

SN74AUC2G126_08 数据手册

与SN74AUC2G126_08相关器件

与SN74AUC2G126_08相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AUC2G126_08

SN74AUC2G126_08 数据手册

与SN74AUC2G126_08相关器件

与SN74AUC2G126_08相关文章

您还可以找

您在本页遇到什么问题？