5秒后页面跳转
SN74AUC2G32DCURG4 PDF预览

SN74AUC2G32DCURG4

更新时间: 2024-09-28 11:55:15
品牌 Logo 应用领域
德州仪器 - TI 输入元件
页数 文件大小 规格书
13页 528K
描述
DUAL 2-INPUT POSITIVE-OR GATE

SN74AUC2G32DCURG4 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:VSSOP, TSSOP8,.12,20针数:8
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.63系列:AUC
JESD-30 代码:R-PDSO-G8JESD-609代码:e4
长度:2.3 mm负载电容(CL):15 pF
逻辑集成电路类型:OR GATE最大I(ol):0.005 A
湿度敏感等级:1功能数量:2
输入次数:2端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:VSSOP封装等效代码:TSSOP8,.12,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:1.2/2.5 VProp。Delay @ Nom-Sup:3.3 ns
传播延迟(tpd):3.3 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:0.9 mm
子类别:Gates最大供电电压 (Vsup):2.7 V
最小供电电压 (Vsup):0.8 V标称供电电压 (Vsup):1.2 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:2 mmBase Number Matches:1

SN74AUC2G32DCURG4 数据手册

 浏览型号SN74AUC2G32DCURG4的Datasheet PDF文件第2页浏览型号SN74AUC2G32DCURG4的Datasheet PDF文件第3页浏览型号SN74AUC2G32DCURG4的Datasheet PDF文件第4页浏览型号SN74AUC2G32DCURG4的Datasheet PDF文件第5页浏览型号SN74AUC2G32DCURG4的Datasheet PDF文件第6页浏览型号SN74AUC2G32DCURG4的Datasheet PDF文件第7页 
SN74AUC2G32  
DUAL 2-INPUT POSITIVE-OR GATE  
www.ti.com  
SCES478CAUGUST 2003REVISED JANUARY 2007  
FEATURES  
Available in the Texas Instruments  
NanoFree™ Package  
Low Power Consumption, 10 µA at 1.8 V  
±8-mA Output Drive at 1.8 V  
Optimized for 1.8-V Operation and is 3.6-V I/O  
Tolerant to Support Mixed-Mode Signal  
Operation  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
ESD Protection Exceeds JESD 22  
Ioff Supports Partial-Power-Down Mode  
Operation  
2000-V Human-Body Model (A114-A)  
200-V Machine Model (A115-A)  
Sub-1-V Operable  
1000-V Charged-Device Model (C101)  
Max tpd of 1.5 ns at 1.8 V  
YZP PACKAGE  
(BOTTOM VIEW)  
DCT PACKAGE  
(TOP VIEW)  
DCU PACKAGE  
(TOP VIEW)  
4 5  
GND  
2Y  
2A  
2B  
VCC  
1Y  
2B  
2A  
1
2
3
4
8
7
6
5
1A  
1B  
VCC  
1Y  
2B  
2A  
1
2
3
4
8
7
6
5
1A  
1B  
3 6  
2 7  
1 8  
1B  
1Y  
2Y  
VCC  
1A  
GND  
2Y  
GND  
See mechanical drawings for dimensions.  
DESCRIPTION/ORDERING INFORMATION  
This dual 2-input positive-OR gate is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to  
1.95-V VCC operation.  
The SN74AUC2G32 performs the Boolean function Y = A + B or Y = A × B in positive logic.  
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the  
package.  
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device when it is powered down.  
For more information about AUC Little Logic devices, please refer to the TI application report, Applications of  
Texas Instruments AUC Sub-1-V Little Logic Devices, literature number SCEA027.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
NanoFree – WCSP (DSBGA)  
ORDERABLE PART NUMBER  
TOP-SIDE MARKING(2)  
0.23-mm Large Bump – YZP  
(Pb-free)  
Reel of 3000  
SN74AUC2G32YZPR  
_ _ _UG_  
–40°C to 85°C  
SSOP – DCT  
Reel of 3000  
Reel of 3000  
SN74AUC2G32DCTR  
SN74AUC2G32DCUR  
U32_ _ _  
U32_  
VSSOP – DCU  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
(2) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.  
DCU: The actual top-side marking has one additional character that designates the assembly/test site.  
YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following  
character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoFree is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2003–2007, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

SN74AUC2G32DCURG4 替代型号

型号 品牌 替代类型 描述 数据表
SN74AUC2G32DCUR TI

完全替代

DUAL 2 INPUT POSITIVE OR GATE
SN74AUC2G32DCURE4 TI

类似代替

DUAL 2-INPUT POSITIVE-OR GATE

与SN74AUC2G32DCURG4相关器件

型号 品牌 获取价格 描述 数据表
SN74AUC2G32YEPR TI

获取价格

DUAL 2 INPUT POSITIVE OR GATE
SN74AUC2G32YZPR TI

获取价格

DUAL 2 INPUT POSITIVE OR GATE
SN74AUC2G32YZTR TI

获取价格

AUC SERIES, DUAL 2-INPUT OR GATE, PBGA8, ROHS COMPLIANT, DSBGA-8
SN74AUC2G34 TI

获取价格

Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Opera
SN74AUC2G34_09 TI

获取价格

DUAL BUFFER GATE
SN74AUC2G34DBVR TI

获取价格

Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Opera
SN74AUC2G34DBVRE4 TI

获取价格

Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Opera
SN74AUC2G34DBVRG4 TI

获取价格

DUAL BUFFER GATE
SN74AUC2G34DCKR TI

获取价格

Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Opera
SN74AUC2G34DCKRE4 TI

获取价格

Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Opera