Datasheet > 逻辑 > 栅极> SN74AUC2G32YEPR

SN74AUC2G32YEPR

更新时间： 2024-09-27 22:13:07

品牌	Logo	应用领域
德州仪器 - TI		输入元件
页数	文件大小	规格书
10页	232K
描述
DUAL 2 INPUT POSITIVE OR GATE

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

SN74AUC2G32YEPR 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	BGA	包装说明：	VFBGA, BGA8,2X4,20
针数：	8	Reach Compliance Code：	not_compliant
HTS代码：	8542.39.00.01	风险等级：	5.67
系列：	AUC	JESD-30 代码：	R-XBGA-B8
长度：	1.9 mm	负载电容（CL）：	15 pF
逻辑集成电路类型：	OR GATE	最大I（ol）：	0.005 A
功能数量：	2	输入次数：	2
端子数量：	8	最高工作温度：	85 °C
最低工作温度：	-40 °C	输出特性：	3-STATE
封装主体材料：	UNSPECIFIED	封装代码：	VFBGA
封装等效代码：	BGA8,2X4,20	封装形状：	RECTANGULAR
封装形式：	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	包装方法：	TAPE AND REEL
峰值回流温度（摄氏度）：	NOT SPECIFIED	电源：	1.2/2.5 V
Prop。Delay @ Nom-Sup：	3.3 ns	传播延迟（tpd）：	3.3 ns
认证状态：	Not Qualified	施密特触发器：	NO
座面最大高度：	0.5 mm	子类别：	Gates
最大供电电压 (Vsup)：	2.7 V	最小供电电压 (Vsup)：	0.8 V
标称供电电压 (Vsup)：	1.2 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子形式：	BALL	端子节距：	0.5 mm
端子位置：	BOTTOM	处于峰值回流温度下的最长时间：	NOT SPECIFIED
宽度：	0.9 mm	Base Number Matches：	1

SN74AUC2G32YEPR 数据手册

ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢉꢇ

ꢊꢅꢄ ꢋ ꢇ ꢌꢍꢁ ꢎꢅꢏ ꢎꢐ ꢀꢍ ꢏ ꢍꢑꢒꢌ ꢐ ꢓ ꢈ ꢄꢏꢒ

SCES478A − AUGUST 2003 − REVISED NOVEMBER 2003

DCT OR DCU PACKAGE

(TOP VIEW)

Available in the Texas Instruments

NanoStar and NanoFree Packages

Optimized for 1.8-V Operation and Is 3.6-V

I/O Tolerant to Support Mixed-Mode Signal

Operation

Supports Partial-Power-Down Mode

off

GND

Operation

Sub 1-V Operable

YEP OR YZP PACKAGE

(BOTTOM VIEW)

Max t of 1.5 ns at 1.8 V

Low Power Consumption, 10 µA at 1.8 V

4 5

3 6

2 7

1 8

GND

8-mA Output Drive at 1.8 V

Latch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

ESD Protection Exceeds JESD 22

− 2000-V Human-Body Model (A114-A)

− 200-V Machine Model (A115-A)

− 1000-V Charged-Device Model (C101)

description/ordering information

This dual 2-input positive-OR gate is operational at 0.8-V to 2.7-V V , but is designed specifically for 1.65-V

to 1.95-V V

operation.

The SN74AUC2G32 performs the Boolean function Y + A ) B or Y + A • B in positive logic.

NanoStar and NanoFree package technology is a major breakthrough in IC packaging concepts, using the

die as the package.

This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,

off

preventing damaging current backflow through the device when it is powered down.

For more information about AUC Little Logic devices, please refer to the TI application report, Applications of

Texas Instruments AUC Sub-1-V Little Logic Devices, literature number SCEA027.

ORDERING INFORMATION

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

†

PACKAGE

‡

NanoStar − WCSP (DSBGA)

0.23-mm Large Bump − YEP

SN74AUC2G32YEPR

SN74AUC2G32YZPR

Tape and reel

_ _ _UG_

NanoFree − WCSP (DSBGA)

0.23-mm Large Bump − YZP (Pb-free)

−40°C to 85°C

SSOP − DCT

Tape and reel

SN74AUC2G32DCTR

SN74AUC2G32DCUR

U32_ _ _

U32_

VSSOP − DCU

†

‡

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available

at www.ti.com/sc/package.

DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.

DCU: The actual top-side marking has one additional character that designates the assembly/test site.

YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and

one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition

^{(1 = SnPb,}• = Pb-free).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar and NanoFree are trademarks of Texas Instruments.

ꢎ

ꢓ

ꢐ

ꢣ

ꢊ

ꢞ

ꢅ

ꢆ

ꢜ

ꢏ

ꢝ

ꢍ

ꢗ

ꢐ

ꢕ

ꢁ

ꢖ

ꢊ

ꢄ

ꢏ

ꢄ

ꢔ

ꢕ

ꢟ

ꢖ

ꢗ

ꢝ

ꢘ

ꢙ

ꢚ

ꢛ

ꢔ

ꢗ

ꢕ

ꢔ

ꢜ

ꢠ

ꢝ

ꢞ

ꢘ

ꢟ

ꢕ

ꢛ

ꢚ

ꢙ

ꢜ

ꢗ

ꢖ

ꢠ

ꢏꢟ

ꢞ

ꢡ

ꢜ

ꢢ

ꢔ

ꢝ

ꢚ

ꢜ

ꢛ

ꢔ

ꢛ

ꢗ

ꢘ

ꢕ

ꢞ

ꢣ

ꢚ

ꢕ

ꢛ

ꢟ

ꢜ

ꢤ

ꢘ

ꢗ

ꢝ

ꢛ

ꢗ

ꢘ

ꢙ

ꢛ

ꢗ

ꢜ

ꢠ

ꢔ

ꢖ

ꢔ

ꢝ

ꢟ

ꢘ

ꢛ

ꢥ

ꢛ

ꢟ

ꢘ

ꢗ

ꢖ

ꢦ

ꢚ

ꢍ

ꢕ

ꢙ

ꢟ

ꢜ

ꢛ

ꢚ

ꢕ

ꢣ

ꢚ

ꢘ

ꢣ

ꢧ

ꢚ

ꢛ ꢟ ꢜ ꢛꢔ ꢕꢩ ꢗꢖ ꢚ ꢢꢢ ꢠꢚ ꢘ ꢚ ꢙ ꢟ ꢛ ꢟ ꢘ ꢜ ꢤ

ꢘ

ꢚ

ꢕ

ꢛ

ꢨ

ꢤ

ꢎ

ꢘ

ꢗ

ꢣ

ꢞ

ꢝ

ꢛ

ꢔ

ꢗ

ꢕ

ꢠ

ꢘ

ꢗ

ꢝ

ꢟ

ꢜ

ꢔ

ꢕ

ꢩ

ꢣ

ꢗ

ꢟ

ꢜ

ꢕ

ꢗ

ꢛ

ꢕ

ꢟ

ꢝ

ꢟ

ꢜ

ꢚ

ꢘ

ꢔ

ꢢ

ꢨ

ꢔ

ꢕ

ꢝ

ꢢ

ꢞ

ꢣ

ꢟ

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...10

中文翻译

下载PDF

SN74AUC2G32YEPR 替代型号

型号	品牌	替代类型	描述	数据表
SN74AUC2G32YZTR	TI	功能相似	AUC SERIES, DUAL 2-INPUT OR GATE, PBGA8, ROHS COMPLIANT, DSBGA-8
SN74AUC2G32YZPR	TI	功能相似	DUAL 2 INPUT POSITIVE OR GATE

与SN74AUC2G32YEPR相关器件

型号	品牌	获取价格	描述	数据表
SN74AUC2G32YZPR	TI	获取价格	DUAL 2 INPUT POSITIVE OR GATE
SN74AUC2G32YZTR	TI	获取价格	AUC SERIES, DUAL 2-INPUT OR GATE, PBGA8, ROHS COMPLIANT, DSBGA-8
SN74AUC2G34	TI	获取价格	Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Opera
SN74AUC2G34_09	TI	获取价格	DUAL BUFFER GATE
SN74AUC2G34DBVR	TI	获取价格	Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Opera
SN74AUC2G34DBVRE4	TI	获取价格	Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Opera
SN74AUC2G34DBVRG4	TI	获取价格	DUAL BUFFER GATE
SN74AUC2G34DCKR	TI	获取价格	Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Opera
SN74AUC2G34DCKRE4	TI	获取价格	Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Opera
SN74AUC2G34DCKRG4	TI	获取价格	DUAL BUFFER GATE

与SN74AUC2G32YEPR相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

24
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

21
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

20
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

32

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AUC2G32YEPR

SN74AUC2G32YEPR 技术参数

SN74AUC2G32YEPR 数据手册

SN74AUC2G32YEPR 替代型号

与SN74AUC2G32YEPR相关器件

与SN74AUC2G32YEPR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AUC2G32YEPR

SN74AUC2G32YEPR 技术参数

SN74AUC2G32YEPR 数据手册

SN74AUC2G32YEPR 替代型号

与SN74AUC2G32YEPR相关器件

与SN74AUC2G32YEPR相关文章

您还可以找

您在本页遇到什么问题？