5秒后页面跳转
捷配首页

Datasheet > SN74AUC125
SN74AUC125 PDF预览

SN74AUC125

更新时间： 2024-11-20 09:15:27
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
9页 168K
描述
QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74AUC125 数据手册

 浏览型号SN74AUC125的Datasheet PDF文件第2页浏览型号SN74AUC125的Datasheet PDF文件第3页浏览型号SN74AUC125的Datasheet PDF文件第4页浏览型号SN74AUC125的Datasheet PDF文件第5页浏览型号SN74AUC125的Datasheet PDF文件第6页浏览型号SN74AUC125的Datasheet PDF文件第7页 
SN74AUC125  
QUADRUPLE BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES508A–NOVEMBER 2003–REVISED MARCH 2005  
FEATURES  
RGY PACKAGE  
(TOP VIEW)  
•
Optimized for 1.8-V Operation and Is 3.6-V I/O  
Tolerant to Support Mixed-Mode Signal  
Operation  
•
Ioff Supports Partial-Power-Down Mode  
Operation  
1
14  
1A  
1Y  
13  
12  
11  
10  
9
2
3
4
5
6
4OE  
4A  
•
•
•
•
•
Sub-1-V Operable  
2OE  
2A  
2Y  
4Y  
3OE  
3A  
Max tpd of 2.1 ns at 1.8 V  
Low Power Consumption, 10-µA Max ICC  
±8-mA Output Drive at 1.8 V  
7
8
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
•
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
– 1500-V Charged-Device Model (C101)  
DESCRIPTION/ORDERING INFORMATION  
This quadruple bus buffer gate is designed for 0.8-V to 2.7-V VCC operation, but is designed specifically for 1.6-V  
to 1.95-V VCC operation.  
The SN74AUC125 contains four independent line drivers with 3-state outputs. Each output is disabled when the  
associated output-enable (OE) input is high.  
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device when it is powered down.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
TOP-SIDE MARKING  
–40°C to 85°C  
QFN – RGY  
Tape and reel  
SN74AUC125RGYR  
MS125  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
FUNCTION TABLE  
INPUTS  
OUTPUT  
Y
OE  
L
A
H
L
H
L
L
H
X
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2003–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...9

中文翻译

下载PDF

与SN74AUC125相关器件

型号 品牌 获取价格 描述 数据表
SN74AUC125RGYR TI

获取价格

 		QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC125RGYRG4 TI

获取价格

 		QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC126 TI

获取价格

 		QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC126_07 TI

获取价格

 		QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC126RGYR TI

获取价格

 		QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC126RGYRG4 TI

获取价格

 		QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC14 TI

获取价格

 		HEX SCHMITT-TRIGGER INVERTER
SN74AUC14RGYR TI

获取价格

 		HEX SCHMITT-TRIGGER INVERTER
SN74AUC16240 TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74AUC16240DGGR TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

与SN74AUC125相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证