5秒后页面跳转
捷配首页

Datasheet > SN74AUC16240GQLR
SN74AUC16240GQLR PDF预览

SN74AUC16240GQLR

更新时间： 2024-09-13 22:05:55
品牌 Logo 应用领域
德州仪器 - TI 驱动器输出元件
页数 文件大小 规格书
11页 305K
描述
16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74AUC16240GQLR 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：BGA包装说明：PLASTIC, VFBGA-56
针数：56Reach Compliance Code：not_compliant
HTS代码：8542.39.00.01风险等级：5.84
控制类型：ENABLE LOW系列：AUC
JESD-30 代码：R-PBGA-B56长度：7 mm
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.005 A
位数：4功能数量：4
端口数量：2端子数量：56
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：INVERTED
封装主体材料：PLASTIC/EPOXY封装代码：VFBGA
封装等效代码：BGA56,6X10,25封装形状：RECTANGULAR
封装形式：GRID ARRAY, VERY THIN PROFILE, FINE PITCH包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：1.2/2.5 V
传播延迟（tpd）：2.6 ns认证状态：Not Qualified
座面最大高度：1 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：2.7 V最小供电电压 (Vsup)：0.8 V
标称供电电压 (Vsup)：1.2 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：BALL端子节距：0.65 mm
端子位置：BOTTOM处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：4.5 mm

SN74AUC16240GQLR 数据手册

 浏览型号SN74AUC16240GQLR的Datasheet PDF文件第2页浏览型号SN74AUC16240GQLR的Datasheet PDF文件第3页浏览型号SN74AUC16240GQLR的Datasheet PDF文件第4页浏览型号SN74AUC16240GQLR的Datasheet PDF文件第5页浏览型号SN74AUC16240GQLR的Datasheet PDF文件第6页浏览型号SN74AUC16240GQLR的Datasheet PDF文件第7页 
SN74AUC16240  
16-BIT BUFFER/DRIVER  
WITH 3-STATE OUTPUTS  
SCES390E – MARCH 2002 – REVISED DECEMBER 2002  
DGG OR DGV PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments  
Widebus Family  
Optimized for 1.8-V Operation and is 3.6-V  
I/O Tolerant to Support Mixed-Mode Signal  
Operation  
1OE  
1Y1  
1Y2  
GND  
1Y3  
1Y4  
2OE  
1
2
3
4
5
6
7
8
9
48  
47 1A1  
46 1A2  
45 GND  
44 1A3  
43 1A4  
I
Supports Partial-Power-Down Mode  
off  
Operation  
Sub 1-V Operable  
V
42  
V
Max t of 2 ns at 1.8 V  
pd  
CC  
CC  
2Y1  
2Y2  
41 2A1  
40 2A2  
39 GND  
38 2A3  
37 2A4  
36 3A1  
35 3A2  
34 GND  
33 3A3  
32 3A4  
Low Power Consumption, 20-µA Max I  
±8-mA Output Drive at 1.8 V  
CC  
GND 10  
2Y3 11  
2Y4 12  
3Y1 13  
3Y2 14  
GND 15  
3Y3 16  
3Y4 17  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
– 1000-V Charged-Device Model (C101)  
description/ordering information  
V
18  
31  
V
CC  
CC  
4Y1 19  
4Y2 20  
GND 21  
4Y3 22  
4Y4 23  
4OE 24  
30 4A1  
29 4A2  
28 GND  
27 4A3  
26 4A4  
25 3OE  
This 16-bit buffer/driver is operational at 0.8-V to  
2.7-V V , but is designed specifically for 1.65-V  
CC  
to 1.95-V V  
operation.  
CC  
The SN74AUC16240 is designed specifically to  
improve the performance and density of 3-state  
memory address drivers, clock drivers, and  
bus-oriented receivers and transmitters.  
The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides inverting outputs  
and symmetrical active-low output-enable (OE) inputs.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
†
T
PACKAGE  
TSSOP – DGG  
A
MARKING  
AUC16240  
MH240  
Tape and reel  
Tape and reel  
Tape and reel  
SN74AUC16240DGGR  
SN74AUC16240DGVR  
SN74AUC16240GQLR  
–40°C to 85°C TVSOP – DGV  
VFBGA – GQL  
MH240  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
Copyright 2002, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...11

中文翻译

下载PDF

SN74AUC16240GQLR 替代型号

型号 品牌 替代类型 描述 数据表
SN74AUC16240DGVR TI

完全替代

 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74AUC16240DGGR TI

完全替代

 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

与SN74AUC16240GQLR相关器件

型号 品牌 获取价格 描述 数据表
SN74AUC16244 TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74AUC16244_08 TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74AUC16244DGGR TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74AUC16244DGVR TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74AUC16244GQLR TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74AUC16244ZQLR TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74AUC16245 TI

获取价格

 		16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74AUC16245DGGR TI

获取价格

 		16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74AUC16245DGVR TI

获取价格

 		16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74AUC16245DGVRG4 TI

获取价格

 		AUC SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48, TVSOP-48

与SN74AUC16240GQLR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证