5秒后页面跳转
PDM4M4060S15AM PDF预览

PDM4M4060S15AM

更新时间: 2024-01-26 00:25:33
品牌 Logo 应用领域
IXYS 静态存储器内存集成电路
页数 文件大小 规格书
10页 200K
描述
SRAM Module, 256KX32, 15ns, CMOS, ANGLED, SIMM-72

PDM4M4060S15AM 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SIMM
包装说明:ANGLED, SIMM-72针数:72
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.65
最长访问时间:15 nsJESD-30 代码:R-XSMA-N72
内存密度:8388608 bit内存集成电路类型:SRAM MODULE
内存宽度:32功能数量:1
端子数量:72字数:262144 words
字数代码:256000工作模式:ASYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:256KX32封装主体材料:UNSPECIFIED
封装形状:RECTANGULAR封装形式:MICROELECTRONIC ASSEMBLY
并行/串行:PARALLEL峰值回流温度(摄氏度):NOT SPECIFIED
认证状态:Not Qualified最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:COMMERCIAL端子形式:NO LEAD
端子位置:SINGLE处于峰值回流温度下的最长时间:NOT SPECIFIED
Base Number Matches:1

PDM4M4060S15AM 数据手册

 浏览型号PDM4M4060S15AM的Datasheet PDF文件第3页浏览型号PDM4M4060S15AM的Datasheet PDF文件第4页浏览型号PDM4M4060S15AM的Datasheet PDF文件第5页浏览型号PDM4M4060S15AM的Datasheet PDF文件第7页浏览型号PDM4M4060S15AM的Datasheet PDF文件第8页浏览型号PDM4M4060S15AM的Datasheet PDF文件第9页 
PDM4M4060  
AC Electrical Characteristics (Vcc = 5V ± 5%, T = 0°C to +70°C)  
A
PDM4M4060SXXZ, PDM4M4060SXXM  
(2)  
(2)  
(2)  
-10 ns  
-12 ns  
-15 ns  
-20 ns  
-25 ns  
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.  
Symbol  
Parameter  
Unit  
Read Cycle  
t
t
t
t
t
t
t
t
t
Read Cycle Time  
10  
2
10  
10  
5
12  
2
12  
12  
7
15  
2
15  
15  
8
20  
5
20  
20  
10  
10  
10  
25  
5
25  
25  
12  
12  
10  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
RC  
Address Access Time  
AA  
Chip Select Access Time  
ACS  
(1)  
Chip Select to Output in Low-Z  
Output Enable to Output Valid  
Output Enable to Output in Low-Z  
Chip Deselect to Output in High-Z  
Output Disable to Output in High-Z  
Output Hold from Address Change  
CLZ  
0
0
0
0
0
OE  
(1)  
(1)  
6
7
8
OLZ  
3
3
3
3
3
CHZ  
OHZ  
OH  
(1)  
6
7
8
Write Cycle  
t
t
t
t
t
t
t
t
t
t
Write Cycle Time  
10  
8
5
12  
10  
10  
0
15  
12  
12  
0
7
20  
25  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
WC  
CW  
AW  
AS  
Chip Select to End of Write  
Address Valid to End of Write  
Address Setup Time  
8
20  
15  
15  
0
25  
20  
20  
0
15  
0
Write Pulse Width  
8
10  
1
6
12  
1
WP  
WR  
WHZ  
DW  
DH  
Write Recovery Time  
1
(1)  
Write Enable to Output in High-Z  
Data to Write Time Overlap  
Data Hold from Write Time  
Output Active from End of Write  
6
7
8
15  
0
13  
20  
0
1
1
1
12  
15  
(1)  
OW  
1
1
1
NOTES 1. This parameter is determined by device characteristics but is not production tested.  
2. Preliminary specifications only.  
Rev 2.2

与PDM4M4060S15AM相关器件

型号 品牌 获取价格 描述 数据表
PDM4M4060S15M IXYS

获取价格

SRAM Module, 256KX32, 15ns, CMOS, SIMM-72
PDM4M4060S20AM IXYS

获取价格

SRAM Module, 256KX32, 20ns, CMOS, ANGLED, SIMM-72
PDM4M4060S20M IXYS

获取价格

SRAM Module, 256KX32, 20ns, CMOS, SIMM-72
PDM4M4060S25AM IXYS

获取价格

SRAM Module, 256KX32, 25ns, CMOS, ANGLED, SIMM-72
PDM4M4060S25M IXYS

获取价格

SRAM Module, 256KX32, 25ns, CMOS, SIMM-72
PDM4M4110S15M IXYS

获取价格

SRAM Module, 512KX32, 15ns, CMOS, SIMM-72
PDM4M4110S15Z IXYS

获取价格

SRAM Module, 512KX32, 15ns, CMOS, ZIP-72
PDM4M4110S20M IXYS

获取价格

SRAM Module, 512KX32, 20ns, CMOS, SIMM-72
PDM4M4110S20Z IXYS

获取价格

SRAM Module, 512KX32, 20ns, CMOS, ZIP-72
PDM4M4110S25M IXYS

获取价格

SRAM Module, 512KX32, 25ns, CMOS, SIMM-72