wordsꢀbyꢀ32ꢀbits.
36ꢀbits.ꢀTheꢀIS61LPS204832Bꢀisꢀorganizedꢀasꢀ2,096,952ꢀ
TheꢀIS61LPS/VPS409618Bꢀisꢀorganizedꢀ
IS61LPS409618B, IS61LPS204836B, IS61LPS204832B, IS64LPS204836B,
IS61VPS/VVPS409618B, IS61VPS/VVPS204836B
2M x 36, 2M x 32, 4M x 18
72 Mb SYNCHRONOUS PIPELINED,
SEPTEMBER 2015
SINgLE CYCLE DESELECT STATIC RAM
FEATURES
DESCRIPTION
Theꢀ72Mbꢀproductꢀfamilyꢀfeaturesꢀ high-speed,ꢀlow-powerꢀ
synchronousꢀstaticꢀRAMsꢀdesignedꢀtoꢀprovideꢀburstable,ꢀ
high-performanceꢀ memoryꢀ forꢀ communicationꢀ andꢀ net-
workingꢀapplications.ꢀTheꢀIS61LPS/VPS204836Bꢀandꢀ
IS64LPS204836Bꢀareꢀorganizedꢀasꢀ2,096,952ꢀwordsꢀbyꢀ
•ꢀ Internalꢀself-timedꢀwriteꢀcycle
•ꢀ IndividualꢀByteꢀWriteꢀControlꢀandꢀGlobalꢀWrite
•ꢀ Clockꢀcontrolled,ꢀregisteredꢀaddress,ꢀdataꢀandꢀ
control
•ꢀ BurstꢀsequenceꢀcontrolꢀusingꢀMODEꢀinputꢀꢀ
asꢀ4,193,904ꢀwordsꢀbyꢀ18ꢀbits.ꢀFabricatedꢀwithꢀISSI'sꢀ
advancedꢀ CMOSꢀ technology,ꢀ theꢀ deviceꢀ integratesꢀ aꢀ
2-bitꢀburstꢀcounter,ꢀhigh-speedꢀSRAMꢀcore,ꢀandꢀhigh-
driveꢀcapabilityꢀoutputsꢀintoꢀaꢀsingleꢀmonolithicꢀcircuit.ꢀAllꢀ
synchronousꢀinputsꢀpassꢀthroughꢀregistersꢀcontrolledꢀbyꢀ
aꢀpositive-edge-triggeredꢀsingleꢀclockꢀinput.
•ꢀ Threeꢀchipꢀenableꢀoptionꢀforꢀsimpleꢀdepthꢀex-
pansionꢀandꢀaddressꢀpipelining
•ꢀ Commonꢀdataꢀinputsꢀandꢀdataꢀoutputs
•ꢀ AutoꢀPower-downꢀduringꢀdeselect
•ꢀ Singleꢀcycleꢀdeselect
Writeꢀcyclesꢀareꢀinternallyꢀself-timedꢀandꢀareꢀinitiatedꢀbyꢀ
theꢀrisingꢀedgeꢀofꢀtheꢀclockꢀinput.ꢀWriteꢀcyclesꢀcanꢀbeꢀ
oneꢀtoꢀfourꢀbytesꢀwideꢀasꢀcontrolledꢀbyꢀtheꢀwriteꢀcontrolꢀ
inputs.
•ꢀ SnoozeꢀMODEꢀforꢀreduced-powerꢀstandby
•ꢀ JTAGꢀBoundaryꢀScanꢀforꢀPBGAꢀpackage
•ꢀ PowerꢀSupply
Separateꢀbyteꢀenablesꢀallowꢀindividualꢀbytesꢀtoꢀbeꢀwritten.ꢀ
Theꢀbyteꢀwriteꢀoperationꢀisꢀperformedꢀbyꢀusingꢀtheꢀbyteꢀ
writeꢀenableꢀ(BWE)ꢀinputꢀcombinedꢀwithꢀoneꢀorꢀmoreꢀ
individualꢀbyteꢀwriteꢀsignalsꢀ(BWx). Inꢀaddition,ꢀGlobalꢀ
Writeꢀ(GW)ꢀisꢀavailableꢀforꢀwritingꢀallꢀbytesꢀatꢀoneꢀtime,ꢀ
regardlessꢀofꢀtheꢀbyteꢀwriteꢀcontrols.
ꢀ LPS:ꢀVdd 3.3V (+ 5%), Vddq 3.3V/2.5V (+ 5%)
VPS:ꢀVdd 2.5V (+ 5%), Vddq 2.5V (+ 5%)
VVPS:ꢀVdd 1.8V (+ 5%), Vddq 1.8V (+ 5%)
•ꢀ JEDECꢀ100-PinꢀTQFP,ꢀ119-ballꢀPBGA,ꢀandꢀ
165-ballꢀPBGAꢀpackages
BurstsꢀcanꢀbeꢀinitiatedꢀwithꢀeitherꢀADSPꢀ(AddressꢀStatusꢀ
Processor)ꢀorꢀADSCꢀ(AddressꢀStatusꢀCacheꢀController)ꢀ
inputꢀpins.ꢀSubsequentꢀburstꢀaddressesꢀcanꢀbeꢀgener-
atedꢀinternallyꢀandꢀcontrolledꢀbyꢀtheꢀADVꢀ(burstꢀaddressꢀ
advance)ꢀinputꢀpin.ꢀ
•ꢀ Lead-freeꢀavailable
Theꢀmodeꢀpinꢀisꢀusedꢀtoꢀselectꢀtheꢀburstꢀsequenceꢀor-
der,ꢀLinearꢀburstꢀisꢀachievedꢀwhenꢀthisꢀpinꢀisꢀtiedꢀLOW.ꢀ
InterleaveꢀburstꢀisꢀachievedꢀwhenꢀthisꢀpinꢀisꢀtiedꢀHIGHꢀ
orꢀleftꢀfloating.
FAST ACCESS TIME
Symbol
tkq
Parameter
250
2.8
4
200
3.1
5
166
Units
ns
Clock Access Time
Cycle Time
3.8
6
tkc
ns
Frequency
250
200
166
MHz
Copyright © 2015 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no
liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on
any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause
failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written
assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774
1
Rev. C1
9/15/2015