Datasheet > ICS93718YFT

ICS93718YFT

更新时间： 2024-09-15 22:09:19

品牌	Logo	应用领域
矽成 - ICSI		动态存储器双倍数据速率
页数	文件大小	规格书
8页	105K
描述
DDR and SDRAM Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICS93718YFT 数据手册

ICS93718

Integrated

Circuit

Systems, Inc.

DDR and SDRAM Buffer

RecommendedApplication:

Pin Configuration

DDR & SDRAM fanout buffer, for VIA Pro 266, KT266 and

P4X266 DDR chipsets

ProductDescription/Features:

FB_OUT

VDD3.3_2.5

GND

SEL_DDR*

VDD2.5

GND

DDRT11

DDRC11

DDRT10

DDRC10

VDD2.5

GND

DDRT9

DDRC9

VDD2.5

PD#*

DDRT0_SDRAM0

DDRC0_SDRAM1

DDRT1_SDRAM2

DDRC1_SDRAM3

VDD3.3_2.5

•

Low skew, fanout buffer

1 to 12 differential clock distribution

I²C for functional and output control

GND

Feedback pin for input to output synchronization

DDRT2_SDRAM4

DDRC2_SDRAM5

VDD3.3_2.5

BUF_IN

GND

DDRT3_SDRAM6

DDRC3_SDRAM7

VDD3.3_2.5

•

Supports up to 4 DDR DIMMs or 3 SDRAM DIMMs +

2 DDR DIMMs

GND

•

Frequency supports up to 200MHz (DDR400)

Supports Power Down Mode for power

mananagement

DDRT8

DDRC8

VDD2.5

GND

DDRT7

DDRC7

DDRT6

DDRC6

GND

DDRT4_SDRAM8

DDRC4_SDRAM9

DDRT5_SDRAM10

DDRC5_SDRAM11

VDD3.3_2.5

•

CMOS level control signal input

SwitchingCharacteristics:

•

OUTPUT - OUTPUT skew: <100ps

Output Rise and Fall Time for DDR outputs: 500ps -

700ps

SDATA

SCLK

48-Pin SSOP

•

DUTY CYCLE: 47% - 53%

*Internal Pull-up Resistor of 120K to VDD

Block Diagram

Functionality

VDD

3.3_2.5

FB_OUT

MODE

PIN 48

4, 5, 6, 7, 10, 11, 15,

16, 19, 20, 21, 22

DDRT0_SDRAM0

DDRC0_SDRAM1

BUF_IN

DDR

Mode

These outputs will be

DDR outputs

SEL_DDR=1

SEL_DDR=0

2.5V

3.3V

DDRT1_SDRAM2

DDRC1_SDRAM3

These outputs will be

standard SDRAM

outputs

DDRT2_SDRAM4

DDRC2_SDRAM5

SCLK

DDR/SD

Mode

Control

SDATA

DDRT3_SDRAM6

DDRC3_SDRAM7

Logic

SEL_DDR*

PD#

DDRT4_SDRAM8

DDRC4_SDRAM9

DDRT5_SDRAM10

DDRC5_SDRAM11

DDRT(11:6)

DDRC (11:6)

0434D—10/10/03

12 3 4 5 6 7 8

中文翻译

下载PDF

与ICS93718YFT相关器件

型号	品牌	获取价格	描述	数据表
ICS93720YGLFT	IDT	获取价格	PLL Based Clock Driver, 10 True Output(s), 0 Inverted Output(s), PDSO48, 6.10 MM, 0.50 MM
ICS93722	ICSI	获取价格	Low Cost DDR Phase Lock Loop Zero Delay Buffer
ICS93722CFLFT	IDT	获取价格	PLL Based Clock Driver, 93722 Series, 6 True Output(s), 6 Inverted Output(s), PDSO28, 0.20
ICS93722FLFT	IDT	获取价格	Clock Driver, PDSO28
ICS93722YFLFT	ICSI	获取价格	Low Cost DDR Phase Lock Loop Zero Delay Buffer
ICS93725	ICSI	获取价格	DDR and SDRAM Zero Delay Buffer
ICS93725FT	IDT	获取价格	Clock Driver
ICS93725YFLFT	IDT	获取价格	PLL Based Clock Driver, 19 True Output(s), 6 Inverted Output(s), PDSO48, 0.300 INCH, MO-11
ICS93725YFT	ICSI	获取价格	DDR and SDRAM Zero Delay Buffer
ICS93727F-T	IDT	获取价格	Clock Driver