5秒后页面跳转
ICS93732AG PDF预览

ICS93732AG

更新时间: 2024-09-17 07:09:51
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
11页 126K
描述
PLL Based Clock Driver, 93732 Series, 6 True Output(s), 6 Inverted Output(s), PDSO28, 4.40 MM, 0.65 MM PITCH, MO-153, TSSOP-28

ICS93732AG 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:4.40 MM, 0.65 MM PITCH, MO-153, TSSOP-28
针数:28Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.88
系列:93732输入调节:STANDARD
JESD-30 代码:R-PDSO-G28JESD-609代码:e0
长度:9.7 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
最大I(ol):0.012 A湿度敏感等级:1
功能数量:1反相输出次数:6
端子数量:28实输出次数:6
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP28,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):240
电源:2.5 V认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.1 ns座面最大高度:1.2 mm
子类别:Clock Drivers最大供电电压 (Vsup):2.7 V
最小供电电压 (Vsup):2.3 V标称供电电压 (Vsup):2.5 V
表面贴装:YES温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm

ICS93732AG 数据手册

 浏览型号ICS93732AG的Datasheet PDF文件第2页浏览型号ICS93732AG的Datasheet PDF文件第3页浏览型号ICS93732AG的Datasheet PDF文件第4页浏览型号ICS93732AG的Datasheet PDF文件第5页浏览型号ICS93732AG的Datasheet PDF文件第6页浏览型号ICS93732AG的Datasheet PDF文件第7页 
ICS93732  
Integrated  
Circuit  
Systems,Inc.  
LowCostDDRPhaseLockLoopZeroDelayBuffer  
Recommended Application:  
DDR Zero Delay Clock Buffer  
PinConfiguration  
DDRC0  
DDRT0  
VDD  
DDRT1  
DDRC1  
GND  
SCLK  
CLK_INT  
N/C  
1
2
3
4
5
6
7
8
9
28 GND  
27 DDRC5  
26 DDRT5  
25 DDRC4  
24 DDRT4  
23 VDD  
22 SDATA  
21 N/C  
20 FB_INT  
19 FB_OUT  
18 N/C  
ProductDescription/Features:  
Low skew, low jitter PLL clock driver  
Max frequency supported = 266MHz (DDR 533)  
I2C for functional and output control  
Feedback pins for input to output synchronization  
Spread Spectrum tolerant inputs  
3.3V tolerant CLK_INT input  
VDDA 10  
GND 11  
Switching Characteristics:  
CYCLE - CYCLE jitter (66MHz): <120ps  
CYCLE - CYCLE jitter (>100MHz): <65ps  
CYCLE - CYCLE jitter (>200MHz): <75ps  
OUTPUT - OUTPUT skew: <100ps  
DUTY CYCLE: 49.5% - 50.5%  
VDD 12  
DDRT2 13  
DDRC2 14  
17 DDRT3  
16 DDRC3  
15 GND  
28-Pin 209mil SSOP  
28-Pin 173mil TSSOP  
BlockDiagram  
Functionality  
INPUTS  
OUTPUTS  
PLL State  
AVDD CLK_INT CLKT CLKC FB_OUTT  
FBB__OOUUTTTT  
2.5V  
(nom)  
L
L
H
L
L
on  
on  
Control  
SCCLLKK  
DDDRRTT00  
DDDRRCC00  
Logic  
SDATA  
2.5V  
(nom)  
H
H
H
DDDRRTT11  
DDDRRCC11  
DDDRRTT22  
DDDRRCC22  
DDDRRTT33  
DDDRRCC33  
FB_INT  
PLLLL  
DDDRRTT44  
DDDRRCC44  
CLLKK__IINNTT  
DDDRRTT55  
DDDRRCC55  
0578I—05/18/05  

与ICS93732AG相关器件

型号 品牌 获取价格 描述 数据表
ICS93732AGT IDT

获取价格

PLL Based Clock Driver, 93732 Series, 6 True Output(s), 6 Inverted Output(s), PDSO28, 4.40
ICS93732AG-T IDT

获取价格

93732 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28, 4.40
ICS93732FLF-T ICSI

获取价格

Low Cost DDR Phase Lock Loop Zero Delay Buffer
ICS93732F-T IDT

获取价格

Clock Driver
ICS93732G-T ICSI

获取价格

Low Cost DDR Phase Lock Loop Zero Delay Buffer
ICS93732YGLF-T IDT

获取价格

PLL Based Clock Driver, 93732 Series, 6 True Output(s), 6 Inverted Output(s), PDSO28, 4.40
ICS93732YG-T IDT

获取价格

PLL Based Clock Driver, 6 True Output(s), 6 Inverted Output(s), PDSO28, 0.173 INCH, MO-153
ICS93735 ICSI

获取价格

DDR Phase Lock Loop Zero Delay Clock Buffer
ICS93735F-T ICSI

获取价格

DDR Phase Lock Loop Zero Delay Clock Buffer
ICS93735YFLF-T ICT

获取价格

PLL Based Clock Driver, 93735 Series, 10 True Output(s), 0 Inverted Output(s), PDSO48, 0.3