是否无铅: | 含铅 | 是否Rohs认证: | 不符合 |
生命周期: | Active | 零件包装代码: | SSOP |
包装说明: | 0.300 INCH, SSOP-48 | 针数: | 48 |
Reach Compliance Code: | compliant | HTS代码: | 8542.39.00.01 |
风险等级: | 5.47 | 输入调节: | STANDARD |
JESD-30 代码: | R-PDSO-G48 | JESD-609代码: | e0 |
长度: | 15.875 mm | 逻辑集成电路类型: | PLL BASED CLOCK DRIVER |
功能数量: | 1 | 反相输出次数: | 10 |
端子数量: | 48 | 实输出次数: | 10 |
最高工作温度: | 70 °C | 最低工作温度: | |
封装主体材料: | PLASTIC/EPOXY | 封装代码: | SSOP |
封装形状: | RECTANGULAR | 封装形式: | SMALL OUTLINE, SHRINK PITCH |
峰值回流温度(摄氏度): | 225 | 传播延迟(tpd): | 6 ns |
认证状态: | Not Qualified | 座面最大高度: | 2.794 mm |
最大供电电压 (Vsup): | 2.7 V | 最小供电电压 (Vsup): | 2.3 V |
标称供电电压 (Vsup): | 2.5 V | 表面贴装: | YES |
温度等级: | COMMERCIAL | 端子面层: | TIN LEAD |
端子形式: | GULL WING | 端子节距: | 0.635 mm |
端子位置: | DUAL | 处于峰值回流温度下的最长时间: | 30 |
宽度: | 7.5 mm | 最小 fmax: | 170 MHz |
Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
ICS93732 | ICSI |
获取价格 |
Low Cost DDR Phase Lock Loop Zero Delay Buffer | |
ICS93732AF | IDT |
获取价格 |
PLL Based Clock Driver, 93732 Series, 6 True Output(s), 6 Inverted Output(s), PDSO28, 0.20 | |
ICS93732AFLF | IDT |
获取价格 |
PLL Based Clock Driver, 93732 Series, 6 True Output(s), 6 Inverted Output(s), PDSO28, 0.20 | |
ICS93732AFLFT | IDT |
获取价格 |
PLL Based Clock Driver, 93732 Series, 6 True Output(s), 6 Inverted Output(s), PDSO28, 0.20 | |
ICS93732AFLF-T | IDT |
获取价格 |
93732 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28, 0.20 | |
ICS93732AFT | IDT |
获取价格 |
PLL Based Clock Driver, 93732 Series, 6 True Output(s), 6 Inverted Output(s), PDSO28, 0.20 | |
ICS93732AF-T | IDT |
获取价格 |
93732 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28, 0.20 | |
ICS93732AG | IDT |
获取价格 |
PLL Based Clock Driver, 93732 Series, 6 True Output(s), 6 Inverted Output(s), PDSO28, 4.40 | |
ICS93732AGT | IDT |
获取价格 |
PLL Based Clock Driver, 93732 Series, 6 True Output(s), 6 Inverted Output(s), PDSO28, 4.40 | |
ICS93732AG-T | IDT |
获取价格 |
93732 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28, 4.40 |