是否无铅: | 不含铅 | 是否Rohs认证: | 符合 |
生命周期: | Active | 零件包装代码: | TSSOP |
包装说明: | 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-48 | 针数: | 48 |
Reach Compliance Code: | compliant | HTS代码: | 8542.39.00.01 |
风险等级: | 5.47 | 输入调节: | DIFFERENTIAL |
JESD-30 代码: | R-PDSO-G48 | JESD-609代码: | e3 |
长度: | 12.5 mm | 逻辑集成电路类型: | PLL BASED CLOCK DRIVER |
功能数量: | 1 | 反相输出次数: | |
端子数量: | 48 | 实输出次数: | 10 |
最高工作温度: | 85 °C | 最低工作温度: | |
封装主体材料: | PLASTIC/EPOXY | 封装代码: | TSSOP |
封装形状: | RECTANGULAR | 封装形式: | SMALL OUTLINE, THIN PROFILE, SHRINK PITCH |
峰值回流温度(摄氏度): | 260 | 认证状态: | Not Qualified |
Same Edge Skew-Max(tskwd): | 0.1 ns | 座面最大高度: | 1.2 mm |
最大供电电压 (Vsup): | 2.7 V | 最小供电电压 (Vsup): | 2.3 V |
标称供电电压 (Vsup): | 2.5 V | 表面贴装: | YES |
温度等级: | OTHER | 端子面层: | MATTE TIN |
端子形式: | GULL WING | 端子节距: | 0.5 mm |
端子位置: | DUAL | 处于峰值回流温度下的最长时间: | 30 |
宽度: | 6.1 mm | Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
ICS93722 | ICSI |
获取价格 |
Low Cost DDR Phase Lock Loop Zero Delay Buffer | |
ICS93722CFLFT | IDT |
获取价格 |
PLL Based Clock Driver, 93722 Series, 6 True Output(s), 6 Inverted Output(s), PDSO28, 0.20 | |
ICS93722FLFT | IDT |
获取价格 |
Clock Driver, PDSO28 | |
ICS93722YFLFT | ICSI |
获取价格 |
Low Cost DDR Phase Lock Loop Zero Delay Buffer | |
ICS93725 | ICSI |
获取价格 |
DDR and SDRAM Zero Delay Buffer | |
ICS93725FT | IDT |
获取价格 |
Clock Driver | |
ICS93725YFLFT | IDT |
获取价格 |
PLL Based Clock Driver, 19 True Output(s), 6 Inverted Output(s), PDSO48, 0.300 INCH, MO-11 | |
ICS93725YFT | ICSI |
获取价格 |
DDR and SDRAM Zero Delay Buffer | |
ICS93727F-T | IDT |
获取价格 |
Clock Driver | |
ICS93727YFLF-T | IDT |
获取价格 |
PLL Based Clock Driver, 10 True Output(s), 10 Inverted Output(s), PDSO48, 0.300 INCH, SSOP |