5秒后页面跳转
ICS93720YGLFT PDF预览

ICS93720YGLFT

更新时间: 2024-11-06 19:59:35
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
8页 291K
描述
PLL Based Clock Driver, 10 True Output(s), 0 Inverted Output(s), PDSO48, 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-48

ICS93720YGLFT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-48针数:48
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.47输入调节:DIFFERENTIAL
JESD-30 代码:R-PDSO-G48JESD-609代码:e3
长度:12.5 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:48实输出次数:10
最高工作温度:85 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.1 ns座面最大高度:1.2 mm
最大供电电压 (Vsup):2.7 V最小供电电压 (Vsup):2.3 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:OTHER端子面层:MATTE TIN
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:6.1 mmBase Number Matches:1

ICS93720YGLFT 数据手册

 浏览型号ICS93720YGLFT的Datasheet PDF文件第2页浏览型号ICS93720YGLFT的Datasheet PDF文件第3页浏览型号ICS93720YGLFT的Datasheet PDF文件第4页浏览型号ICS93720YGLFT的Datasheet PDF文件第5页浏览型号ICS93720YGLFT的Datasheet PDF文件第6页浏览型号ICS93720YGLFT的Datasheet PDF文件第7页 
ICS93720  
Integrated  
Circuit  
Systems, Inc.  
Preliminary Product Preview  
DDR Phase Lock Loop Clock Driver  
RecommendedApplication:  
DDRClockDriver  
Pin Configuration  
ProductDescription/Features:  
Lowskew, lowjitterPLLclockdriver  
I2C for functional and output control  
Feedback pins for input to output synchronization  
Spread Spectrum tolerant inputs  
Bypass mode mux  
Switching Characteristics:  
PEAK-PEAKjitter(66MHz):<120ps  
PEAK-PEAKjitter(>100MHz):<75ps  
CYCLE-CYCLEjitter(66MHz):<120ps  
CYCLE-CYCLEjitter(>100MHz):<65ps  
OUTPUT-OUTPUTskew:<100ps  
Output Rise and Fall Time: 650ps - 950ps  
DUTYCYCLE:49.5%-50.5%  
48-Pin TSSOP  
Block Diagram  
FB_OUTT  
FB_OUTC  
Functionality  
CLKT0  
CLKC0  
INPUTS  
OUTPUTS  
CLKT1  
CLKC1  
PLL State  
AVDD CLK_INT CLK_INC CLKT CLKC FB_OUTT FB_OUTC  
Control  
SCLK  
CLKT2  
CLKC2  
GND  
GND  
L
H
L
L
H
L
L
H
L
Bypassed/Off  
Bypassed/Off  
Logic  
SDATA  
H
H
H
CLKT3  
CLKC3  
2.5V  
(nom)  
L
H
L
L
H
L
L
H
H
L
On  
On  
Off  
CLKT4  
CLKC4  
2.5V  
(nom)  
FB_INT  
FB_INC  
CLKT5  
CLKC5  
H
H
PLL  
CLK_INC  
CLK_INT  
CLKT6  
CLKC6  
2.5V  
(nom)  
<20 MHz <20 MHz Hi-Z Hi-Z  
Hi-Z  
Hi-Z  
CLKT7  
CLKC7  
CLKT8  
CLKC8  
Control Bit  
CLKT9  
CLKC9  
PRODUCT PREVIEW documents contain information on new  
products in the sampling or preproduction phase of development.  
Characteristic data and other specifications are subject to change  
without notice.  
93720 Rev C 07/05/01  

与ICS93720YGLFT相关器件

型号 品牌 获取价格 描述 数据表
ICS93722 ICSI

获取价格

Low Cost DDR Phase Lock Loop Zero Delay Buffer
ICS93722CFLFT IDT

获取价格

PLL Based Clock Driver, 93722 Series, 6 True Output(s), 6 Inverted Output(s), PDSO28, 0.20
ICS93722FLFT IDT

获取价格

Clock Driver, PDSO28
ICS93722YFLFT ICSI

获取价格

Low Cost DDR Phase Lock Loop Zero Delay Buffer
ICS93725 ICSI

获取价格

DDR and SDRAM Zero Delay Buffer
ICS93725FT IDT

获取价格

Clock Driver
ICS93725YFLFT IDT

获取价格

PLL Based Clock Driver, 19 True Output(s), 6 Inverted Output(s), PDSO48, 0.300 INCH, MO-11
ICS93725YFT ICSI

获取价格

DDR and SDRAM Zero Delay Buffer
ICS93727F-T IDT

获取价格

Clock Driver
ICS93727YFLF-T IDT

获取价格

PLL Based Clock Driver, 10 True Output(s), 10 Inverted Output(s), PDSO48, 0.300 INCH, SSOP