Datasheet > EDI2AG272129V10D1

EDI2AG272129V10D1

更新时间： 2024-09-20 03:33:27

品牌	Logo	应用领域
WEDC		内存集成电路静态存储器光电二极管
页数	文件大小	规格书
11页	162K
描述
2 Megabyte Sync/Sync Burst, Small Outline DIMM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EDI2AG272129V10D1 数据手册

浏览型号EDI2AG272129V10D1的Datasheet PDF文件第2页

浏览型号EDI2AG272129V10D1的Datasheet PDF文件第3页

浏览型号EDI2AG272129V10D1的Datasheet PDF文件第4页

浏览型号EDI2AG272129V10D1的Datasheet PDF文件第5页

浏览型号EDI2AG272129V10D1的Datasheet PDF文件第6页

EDI2AG272129V

White Electronic Designs

ADVANCED*

2 Megabyte Sync/Sync Burst, Small Outline DIMM

DESCRIPTION

FEATURES

The EDI2AG272129VxxD1 is a Synchronous/

Synchronous Burst SRAM, 72 position SO DIMM (144

contacts) Module, organized as 2x128Kx72. The Module

contains four (4) Synchronous Burst Ram Devices,

packaged in the industry standard JEDEC 14mmx20mm

TQFP placed on a Multilayer FR4 Substrate. The

module architecture is deﬁned as a Sync/Sycn Burst,

Flow-Through, with support for sequential burst. This

module provides High Performance, 2-1-1-1 accesses

when used in Burst Mode, and used as a Synchronous

Only Mode, provides a high performance cost advantage

over BiCMOS aysnchronous device architectures.

ꢀ

2x128Kx72 Synchronous, Synchronous Burst

Flow-Through Architecture

Sequential Burst MODE

Clock Controlled Registered Bank Enables (E1#, E2#)

Clock Controlled Byte Write Mode Enable (BWE#)

Clock Controlled Byte Write Enables

(BW1# - BW8#)

Clock Controlled Registered Address

Clock Controlled Registered Global Write (GW#)

Aysnchronous Output Enable (G#)

Internally self-timed Write

Gold Lead Finish

3.3V 1ꢀ0 Operation

Access Speed(s): TKHQV=8.5, 9, 1ꢀ, 12ns

Common Data I/O

High Capacitance (3ꢀpf) drive, at rated Access Speed

Single total array Clock

ꢀ

Synchronous Only operations are performed via

strapping ADSC# Low, and ADSP# / ADV# High, which

provides for Ultra Fast Accesses in Read Mode while

providing for internally self-timed Early Writes.

Synchronous/Synchronous Burst operations are in

relation to an externally supplied clock, Registered

Address, Registered Global Write, Registered Enables

as well as anAsynchronous Output enable. This Module

has been defined with full flexibility, which allows

individual control of each of the eight bytes, as well as

Quad Words in both Read and Write Operations.

Multiple Vcc and Gnd

*This product is under development, is not qualiﬁed or characterized and is subject to

change or cancellation without notice.

White Electronic Designs Corp. reserves the right to change products or speciﬁcations without notice.

July 1999

Rev 1

White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com

12 3 4 5 6 7...11

中文翻译

下载PDF

与EDI2AG272129V10D1相关器件

型号	品牌	获取价格	描述	数据表
EDI2AG272129V12D1	WEDC	获取价格	2 Megabyte Sync/Sync Burst, Small Outline DIMM
EDI2AG272129V85D1	WEDC	获取价格	2 Megabyte Sync/Sync Burst, Small Outline DIMM
EDI2AG272129V9D1	WEDC	获取价格	2 Megabyte Sync/Sync Burst, Small Outline DIMM
EDI2AG272129V-D1	ETC	获取价格	SSRAM Modules
EDI2AG27264V10D1	WEDC	获取价格	SRAM Module, 128KX72, 10ns, CMOS, PDMA144,
EDI2AG27264V12D1	WEDC	获取价格	SRAM Module, 128KX72, 12ns, CMOS, PDMA144,
EDI2AG27264V85D1	WEDC	获取价格	SRAM Module, 128KX72, CMOS, PDMA144,
EDI2CG264128V15D1	WEDC	获取价格	SRAM Module, 256KX64, 15ns, CMOS, SODIMM-144
EDI2CG264128V85D1	WEDC	获取价格	SRAM Module, 256KX64, 8.5ns, CMOS, SODIMM-144
EDI2CG272128V	WEDC	获取价格	2x128Kx72, 3.3V Sync/Sync Burst SRAM SO-DIMM

与EDI2AG272129V10D1相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

34
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

31
SL74HC10N：高性能三输入与非门解析
2024-09-03

104
AIC1781A 电池充电控制器深度解析
2024-09-03

99

产品中心

服务支持

精选活动

关于我们

帮助中心

EDI2AG272129V10D1

EDI2AG272129V10D1 数据手册

与EDI2AG272129V10D1相关器件

与EDI2AG272129V10D1相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

EDI2AG272129V10D1

EDI2AG272129V10D1 数据手册

与EDI2AG272129V10D1相关器件

与EDI2AG272129V10D1相关文章

您还可以找

您在本页遇到什么问题？