Datasheet > EDI2CG272128V12D1

EDI2CG272128V12D1

更新时间： 2024-09-20 03:33:27

品牌	Logo	应用领域
WEDC		静态存储器
页数	文件大小	规格书
12页	164K
描述
2x128Kx72, 3.3V Sync/Sync Burst SRAM SO-DIMM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EDI2CG272128V12D1 数据手册

浏览型号EDI2CG272128V12D1的Datasheet PDF文件第2页

浏览型号EDI2CG272128V12D1的Datasheet PDF文件第3页

浏览型号EDI2CG272128V12D1的Datasheet PDF文件第4页

浏览型号EDI2CG272128V12D1的Datasheet PDF文件第5页

浏览型号EDI2CG272128V12D1的Datasheet PDF文件第6页

EDI2CG272128V

White Electronic Designs

ADVANCED*

2x128Kx72, 3.3V Sync/Sync Burst SRAM SO-DIMM

DESCRIPTION

FEATURES

ꢀ

2x128Kx72 Synchronous, Synchronous Burst

Flow-Through Architecture

The EDI2CG272128VxxD1 is a Synchronous/Synchronous

Burst SRAM, 72 position DIMM (144 contacts) Module,

small outline. The Module contains four (4) Synchronous

Burst Ram Devices, packaged in the industry standard

JEDEC 14mmx20mm TQFP placed on a Multilayer FR4

Substrate. The module architecture is deﬁned as a Sync/

Sync Burst, Flow-Through, with support for linear burst.

This module provides High Performance, 2-1-1-1 accesses

when used in Burst Mode, and used as a Synchronous

Only Mode, provides a high performance cost advantage

over BiCMOS aysnchronous device architectures.

Linear and Sequential Burst Support via MODE pin

Access Speed(s): TKHQV = 8.5, 9, 12, 15ns

Clock Controlled Registered Bank Enables (E1#, E2#)

Clock Controlled Registered Address

Clock Controlled Registered Global Write (GW#)

Aysnchronous Output Enable (G#)

Internally Self-timed Write

Individual Bank Sleep Mode enables (ZZ1, ZZ2)

Gold Lead Finish

3.3V 1ꢀ0 Operation

Synchronous Only operations are performed via strapping

ADSC# Low, and ADSP# / ADV# High, which provides

for Ultra Fast Accesses in Read Mode while providing for

internally self-timed Early Writes.

Synchronous/Synchronous Burst operations are in relation

to an externally supplied clock, Registered Address,

Registered Global Write, Registered Enables as well

as an Asynchronous Output enable. This Module has

been deﬁned for Quad Words in both Read and Write

Operations.

Common Data I/O

High Capacitance (3ꢀpf) drive, at rated Access Speed

Single Total Array Clock

Multiple Vcc and Gnd

*This product is under development, is not qualiﬁed or characterized and is subject to

change or cancellation without notice.

White Electronic Designs Corp. reserves the right to change products or speciﬁcations without notice.

August 2000

Rev. 0

White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com

12 3 4 5 6 7...12

中文翻译

下载PDF

与EDI2CG272128V12D1相关器件

型号	品牌	获取价格	描述	数据表
EDI2CG272128V15D1	WEDC	获取价格	2x128Kx72, 3.3V Sync/Sync Burst SRAM SO-DIMM
EDI2CG272128V85D1	WEDC	获取价格	2x128Kx72, 3.3V Sync/Sync Burst SRAM SO-DIMM
EDI2CG272128V9D1	WEDC	获取价格	2x128Kx72, 3.3V Sync/Sync Burst SRAM SO-DIMM
EDI2CG272128V-D1	ETC	获取价格	SSRAM Modules
EDI2CG472128V	WEDC	获取价格	4 Megabyte Sync/Sync Burst, Dual Key DIMM
EDI2CG472128V10D2	WEDC	获取价格	4 Megabyte Sync/Sync Burst, Dual Key DIMM
EDI2CG472128V12D2	WEDC	获取价格	4 Megabyte Sync/Sync Burst, Dual Key DIMM
EDI2CG472128V15D2	WEDC	获取价格	4 Megabyte Sync/Sync Burst, Dual Key DIMM
EDI2CG472128V85D2	WEDC	获取价格	4 Megabyte Sync/Sync Burst, Dual Key DIMM
EDI2CG472128V-D2	ETC	获取价格	SSRAM Modules