Datasheet > EDI2AG272129V-D1

EDI2AG272129V-D1

更新时间： 2022-01-18 22:23:00

品牌	Logo	应用领域
其他 - ETC		静态存储器
页数	文件大小	规格书
11页	261K
描述
SSRAM Modules

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EDI2AG272129V-D1 数据手册

EDI2AG272129V

2x128Kx72, 3.3V Sync/Sync Burst SRAM SO-DIMM ADVANCED*

FEATURES

■ 2x128Kx72 Synchronous, Synchronous Burst

■ Access Speed(s): TKHQV = 8.5, 9, 10, 12ns

■ Flow-Through Architecture

The EDI2AG272129VxxD1 is a Synchronous/Synchronous Burst

SRAM, 72 position DIMM (144 contacts) Module, organized as

2x128Kx72. The Module contains four (4) Synchronous Burst

Ram Devices, packaged in the industry standard JEDEC

14mmx20mm TQFP placed on a Multilayer FR4 Substrate. The

module architecture is defined as a Sync/Sync Burst, Flow-

Through, with support for linear burst. This module provides High

Performance, 2-1-1-1 accesses when used in Burst Mode, and

used as a Synchronous Only Mode, provides a high performance

cost advantage over BiCMOS aysnchronous device architec-

tures.

■ Sequential Burst Mode

■ Clock Controlled Registered Bank Enables (E1\, E2\)

■ Clock Controlled Byte Write Mode Enable (BWE\)

■ Clock Controlled Byte Write Enables (BW1\ - BW8\)

■ Clock Controlled Registered Address

■ Clock Controlled Registered Global Write (GW\)

■ Aysnchronous Output Enable (G\)

■ Internally self-timed Write

Synchronous Only operations are performed via strapping ADSC\

Low, and ADSP\ / ADV\ High, which provides for Ultra Fast

Accesses in Read Mode while providing for internally self-timed

Early Writes.

■ Gold Lead Finish

Synchronous/Synchronous Burst operations are in relation to an

externally supplied clock, Registered Address, Registered Global

Write, Registered Enables as well as an Asynchronous Output

enable. This Module has been defined with full flexibility, which

allows individual control of each of the eight bytes, as well as

Quad Words in both Read and Write Operations.

■ 3.3V ±10% Operation

■ Common Data I/O

■ High Capacitance (30pF) drive, at rated Access Speed

■ Single total array Clock

■ Multiple Vcc and Vss

This data sheet describes a product that may or may not be under development

and is subject to change or cancellation without notice.

July 1998 Rev.

ECO#

White Electronic Designs Corporation • (508) 366-5151 • www.whiteedc.com

12 3 4 5 6 7...11

下载PDF

与EDI2AG272129V-D1相关器件

型号	品牌	描述	获取价格	数据表
EDI2AG27264V10D1	WEDC	SRAM Module, 128KX72, 10ns, CMOS, PDMA144,	获取价格
EDI2AG27264V12D1	WEDC	SRAM Module, 128KX72, 12ns, CMOS, PDMA144,	获取价格
EDI2AG27264V85D1	WEDC	SRAM Module, 128KX72, CMOS, PDMA144,	获取价格
EDI2CG264128V15D1	WEDC	SRAM Module, 256KX64, 15ns, CMOS, SODIMM-144	获取价格
EDI2CG264128V85D1	WEDC	SRAM Module, 256KX64, 8.5ns, CMOS, SODIMM-144	获取价格
EDI2CG272128V	WEDC	2x128Kx72, 3.3V Sync/Sync Burst SRAM SO-DIMM	获取价格