Datasheet > 存储 > DRAM> EDE5108AHBG

EDE5108AHBG

更新时间： 2024-09-19 12:20:55

品牌	Logo	应用领域
尔必达 - ELPIDA		动态存储器双倍数据速率
页数	文件大小	规格书
75页	788K
描述
512M bits DDR2 SDRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EDE5108AHBG 数据手册

PRELIMINARY DATA SHEET

512M bits DDR2 SDRAM

EDE5108AHBG (64M words × 8 bits)

EDE5116AHBG (32M words × 16 bits)

Features

Specifications

• Density: 512M bits

• Double-data-rate architecture; two data transfers per

clock cycle

• Organization

• The high-speed data transfer is realized by the 4 bits

prefetch pipelined architecture

16M words × 8 bits × 4 banks (EDE5108AHBG)

8M words × 16 bits × 4 banks (EDE5116AHBG)

• Package

• Bi-directional differential data strobe (DQS and /DQS)

is transmitted/received with data for capturing data at

the receiver

60-ball FBGA (EDE5108AHBG)

84-ball FBGA (EDE5116AHBG)

Lead-free (RoHS compliant)

• Power supply: VDD, VDDQ = 1.8V ± 0.1V

• DQS is edge-aligned with data for READs; center-

aligned with data for WRITEs

• Differential clock inputs (CK and /CK)

• DLL aligns DQ and DQS transitions with CK

• Data rate: 800Mbps/667Mbps/533Mbps/400Mbps

transitions

(max.)

• Commands entered on each positive CK edge; data

and data mask referenced to both edges of DQS

• 1KB page size (EDE5108AHBG)

Row address: A0 to A13

Column address: A0 to A9

• 2KB page size (EDE5116AHBG)

Row address: A0 to A12

Column address: A0 to A9

• Four internal banks for concurrent operation

• Interface: SSTL_18

• Data mask (DM) for write data

• Posted /CAS by programmable additive latency for

better command and data bus efficiency

• Off-Chip-Driver Impedance Adjustment and On-Die-

Termination for better signal quality

• Programmable RDQS, /RDQS output for making × 8

organization compatible to × 4 organization

• Burst lengths (BL): 4, 8

• Burst type (BT):

• /DQS, (/RDQS) can be disabled for single-ended

Data Strobe operation

Sequential (4, 8)

Interleave (4, 8)

• /CAS Latency (CL): 3, 4, 5, 6

• Precharge: auto precharge option for each burst

access

• Driver strength: normal/weak

• Refresh: auto-refresh, self-refresh

• Refresh cycles: 8192 cycles/64ms

Average refresh period

7.8µs at 0°C ≤ TC ≤ +85°C

3.9µs at +85°C < TC ≤ +95°C

• Operating case temperature range

TC = 0°C to +95°C

Document No. E0933E30 (Ver. 3.0)

Date Published September 2006 (K) Japan

This product became EOL in June, 2010.

Printed in Japan

URL: http://www.elpida.com

Elpida Memory, Inc. 2006

12 3 4 5 6 7...75

中文翻译

下载PDF

与EDE5108AHBG相关器件

型号	品牌	获取价格	描述	数据表
EDE5108AHBG-4A-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5108AHBG-5C-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5108AHBG-6C-E	ELPIDA	获取价格	DDR DRAM, 64MX8, 0.45ns, CMOS, PBGA60, ROHS COMPLIANT, FBGA-60
EDE5108AHBG-6E-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5108AHBG-8E-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5108AHBG-8G-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5108AHSE	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5108AHSE-4A-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5108AHSE-5C-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5108AHSE-6E-E	ELPIDA	获取价格	512M bits DDR2 SDRAM