Datasheet > 存储 > SRAM> CY62256VNLL-70ZXC

CY62256VNLL-70ZXC

更新时间： 2024-09-14 03:19:35

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
12页	645K
描述
256K (32K x 8) Static RAM

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CY62256VNLL-70ZXC 数据手册

浏览型号CY62256VNLL-70ZXC的Datasheet PDF文件第2页

浏览型号CY62256VNLL-70ZXC的Datasheet PDF文件第3页

浏览型号CY62256VNLL-70ZXC的Datasheet PDF文件第4页

浏览型号CY62256VNLL-70ZXC的Datasheet PDF文件第5页

浏览型号CY62256VNLL-70ZXC的Datasheet PDF文件第6页

CY62256VN

256K (32K x 8) Static RAM

Features

Functional Description^[1]

• Temperature Ranges

The CY62256VN family is composed of two high-performance

CMOS static RAM’s organized as 32K words by 8 bits. Easy

memory expansion is provided by an active LOW chip enable

(CE) and active LOW output enable (OE) and tri-state drivers.

These devices have an automatic power-down feature,

reducing the power consumption by over 99% when

deselected.

— Commercial: 0°C to 70°C

— Industrial: –40°C to 85°C

— Automotive-A: –40°C to 85°C

— Automotive-E: –40°C to 125°C

• Speed: 70 ns

An active LOW write enable signal (WE) controls the

writing/reading operation of the memory. When CE and WE

inputs are both LOW, data on the eight data input/output pins

(I/O₀through I/O₇) is written into the memory location

addressed by the address present on the address pins (A₀

through A₁₄). Reading the device is accomplished by selecting

the device and enabling the outputs, CE and OE active LOW,

while WE remains inactive or HIGH. Under these conditions,

the contents of the location addressed by the information on

address pins are present on the eight data input/output pins.

• Low voltage range: 2.7V–3.6V

• Low active power and standby power

• Easy memory expansion with CE and OE features

• TTL-compatible inputs and outputs

• Automatic power-down when deselected

• CMOS for optimum speed/power

• Available in standard Pb-free and non Pb-free 28-lead

(300-mil) narrow SOIC, 28-lead TSOP-I and 28-lead

Reverse TSOP-I packages

The input/output pins remain in a high-impedance state unless

the chip is selected, outputs are enabled, and write enable

(WE) is HIGH.

Logic Block Diagram

I/O

INPUTBUFFER

32K x 8

ARRAY

POWER

DOWN

COLUMN

DECODER

I/O

Note:

1. For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.

Cypress Semiconductor Corporation

Document #: 001-06512 Rev. *A

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised August 3, 2006

[+] Feedback

12 3 4 5 6 7...12

中文翻译

下载PDF

CY62256VNLL-70ZXC 替代型号

型号	品牌	替代类型	描述	数据表
CY62256VNLL-70ZXA	CYPRESS	完全替代	256K (32K x 8) Static RAM
CY62256VNLL-70ZXI	CYPRESS	类似代替	256K (32K x 8) Static RAM

与CY62256VNLL-70ZXC相关器件

型号	品牌	获取价格	描述	数据表
CY62256VNLL-70ZXE	CYPRESS	获取价格	256K (32K x 8) Static RAM
CY62256VNLL-70ZXET	CYPRESS	获取价格	Standard SRAM, 32KX8, 70ns, CMOS, PDSO28, 8 X 13.40 MM, LEAD FREE, TSOP1-28
CY62256VNLL-70ZXI	CYPRESS	获取价格	256K (32K x 8) Static RAM
CY62512VL-55ZC	CYPRESS	获取价格	Standard SRAM, 64KX8, 55ns, CMOS, PDSO32
CY62512VLL-55ZI	CYPRESS	获取价格	Standard SRAM, 64KX8, 55ns, CMOS, PDSO32
CY62512VLL-70ZC	CYPRESS	获取价格	Standard SRAM, 64KX16, 70ns, CMOS, PDSO32, TSOP1-32
CY62512VLL-70ZI	CYPRESS	获取价格	Standard SRAM, 64KX8, 70ns, CMOS, PDSO32
CY6264	CYPRESS	获取价格	8K x 8 Static RAM
CY6264_06	CYPRESS	获取价格	8K x 8 Static RAM
CY6264_09	CYPRESS	获取价格	8K x 8 Static RAM

与CY62256VNLL-70ZXC相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

1
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

1
SL74HC10N：高性能三输入与非门解析
2024-09-03

81
AIC1781A 电池充电控制器深度解析
2024-09-03

72

产品中心

服务支持

精选活动

关于我们

帮助中心

CY62256VNLL-70ZXC

CY62256VNLL-70ZXC 数据手册

CY62256VNLL-70ZXC 替代型号

与CY62256VNLL-70ZXC相关器件

与CY62256VNLL-70ZXC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY62256VNLL-70ZXC

CY62256VNLL-70ZXC 数据手册

CY62256VNLL-70ZXC 替代型号

与CY62256VNLL-70ZXC相关器件

与CY62256VNLL-70ZXC相关文章

您还可以找

您在本页遇到什么问题？