5秒后页面跳转
CY62138FV30LL-45SXI PDF预览

CY62138FV30LL-45SXI

更新时间: 2024-11-05 03:38:03
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储内存集成电路静态存储器光电二极管
页数 文件大小 规格书
13页 1006K
描述
2-Mbit (256K x 8) Static RAM

CY62138FV30LL-45SXI 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP32,.56针数:32
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41Factory Lead Time:1 week
风险等级:5.74Is Samacsys:N
最长访问时间:45 nsI/O 类型:COMMON
JESD-30 代码:R-PDSO-G32JESD-609代码:e4
长度:20.4465 mm内存密度:2097152 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
湿度敏感等级:3功能数量:1
端子数量:32字数:262144 words
字数代码:256000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:256KX8输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP32,.56封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:PARALLEL
峰值回流温度(摄氏度):260电源:2.5/3.3 V
认证状态:Not Qualified座面最大高度:2.997 mm
最大待机电流:0.000004 A最小待机电流:1.5 V
子类别:SRAMs最大压摆率:0.018 mA
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.2 V
标称供电电压 (Vsup):3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:11.303 mm
Base Number Matches:1

CY62138FV30LL-45SXI 数据手册

 浏览型号CY62138FV30LL-45SXI的Datasheet PDF文件第2页浏览型号CY62138FV30LL-45SXI的Datasheet PDF文件第3页浏览型号CY62138FV30LL-45SXI的Datasheet PDF文件第4页浏览型号CY62138FV30LL-45SXI的Datasheet PDF文件第5页浏览型号CY62138FV30LL-45SXI的Datasheet PDF文件第6页浏览型号CY62138FV30LL-45SXI的Datasheet PDF文件第7页 
CY62138FV30 MoBL®  
2-Mbit (256K x 8) Static RAM  
Features  
Functional Description [1]  
• Very high speed: 45 ns  
The CY62138FV30 is a high performance CMOS static RAM  
organized as 256K words by 8 bits. This device features  
advanced circuit design to provide ultra low active current.  
This is ideal for providing More Battery Life™ (MoBL®) in  
portable applications such as cellular telephones. The device  
also has an automatic power down feature that significantly  
reduces power consumption. Place the device into standby  
mode reducing power consumption when deselected (CE1  
HIGH or CE2 LOW).  
• Wide voltage range: 2.20V–3.60V  
• Pin compatible with CY62138CV25/30/33  
• Ultra low standby power  
— Typical standby current: 1 µA  
— Maximum standby current: 5 µA  
• Ultra low active power  
— Typical active current: 1.6 mA @ f = 1 MHz  
• Easy memory expansion with CE1, CE2, and OE features  
• Automatic power down when deselected  
• CMOS for optimum speed and power  
To write to the device, take Chip Enable (CE1 LOW and CE2  
HIGH) and Write Enable (WE) inputs LOW. Data on the eight  
IO pins (IO0 through IO7) is then written into the location  
specified on the address pins (A0 through A17).  
To read from the device, take Chip Enable (CE1 LOW and CE2  
HIGH) and Output Enable (OE) LOW while forcing Write  
Enable (WE) HIGH. Under these conditions, the contents of  
the memory location specified by the address pins appear on  
the IO pins.  
• Offered in Pb-free 36-ball VFBGA, 32-pin TSOP II, 32-pin  
SOIC, 32-pin TSOP I and 32-pin STSOP packages  
The eight input and output pins (IO0 through IO7) are placed  
in a high impedance state when the device is deselected (CE1  
HIGH or CE2 LOW), the outputs are disabled (OE HIGH), or  
during a write operation (CE1 LOW and CE2 HIGH and WE  
LOW).  
Logic Block Diagram  
IO  
0
DATA IN DRIVERS  
A
A
A
A
A
A
A
A
A
0
1
2
3
4
5
6
7
8
IO  
1
IO  
2
256K x 8  
ARRAY  
IO  
3
IO  
IO  
IO  
IO  
4
5
6
7
A
A
A
9
10  
11  
CE  
CE  
1
2
POWER  
DOWN  
COLUMN DECODER  
WE  
OE  
Note  
1. For best practice recommendations, refer to the Cypress application note “System Design Guidelines” at http://www.cypress.com.  
Cypress Semiconductor Corporation  
Document #: 001-08029 Rev. *E  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised March 26, 2007  
[+] Feedback  

CY62138FV30LL-45SXI 替代型号

型号 品牌 替代类型 描述 数据表
CY62138FV30LL-45SXIT CYPRESS

完全替代

Standard SRAM, 256KX8, 45ns, CMOS, PDSO32, 0.450 INCH, LEAD FREE, SOIC-32

与CY62138FV30LL-45SXI相关器件

型号 品牌 获取价格 描述 数据表
CY62138FV30LL-45SXIT CYPRESS

获取价格

Standard SRAM, 256KX8, 45ns, CMOS, PDSO32, 0.450 INCH, LEAD FREE, SOIC-32
CY62138FV30LL-45ZAXA CYPRESS

获取价格

2-Mbit (256K x 8) Static RAM
CY62138FV30LL-45ZAXA INFINEON

获取价格

Asynchronous SRAM
CY62138FV30LL-45ZAXAT CYPRESS

获取价格

暂无描述
CY62138FV30LL-45ZAXAT INFINEON

获取价格

Asynchronous SRAM
CY62138FV30LL-45ZAXI CYPRESS

获取价格

2-Mbit (256K x 8) Static RAM
CY62138FV30LL-45ZAXI INFINEON

获取价格

Asynchronous SRAM
CY62138FV30LL-45ZAXIT CYPRESS

获取价格

Standard SRAM, 256KX8, 45ns, CMOS, PDSO32, 8 X 13.40 MM, 1.20 MM HEIGHT, LEAD FREE, STSOP-
CY62138FV30LL-45ZAXIT INFINEON

获取价格

Asynchronous SRAM
CY62138FV30LL-45ZSXI CYPRESS

获取价格

2-Mbit (256K x 8) Static RAM