5秒后页面跳转
74AUP1Z04GW PDF预览

74AUP1Z04GW

更新时间: 2024-01-11 19:27:53
品牌 Logo 应用领域
恩智浦 - NXP 总线驱动器总线收发器逻辑集成电路光电二极管
页数 文件大小 规格书
22页 109K
描述
Low-power X-tal driver with enable and internal resistor

74AUP1Z04GW 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:SOT-363
包装说明:PLASTIC, SOT-363, SC-88, 6 PIN针数:6
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.42Is Samacsys:N
系列:AUP/ULP/VJESD-30 代码:R-PDSO-G6
JESD-609代码:e3长度:2 mm
逻辑集成电路类型:BUS DRIVER湿度敏感等级:1
位数:1功能数量:1
端口数量:2端子数量:6
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):20.1 ns认证状态:Not Qualified
座面最大高度:1.1 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):0.8 V标称供电电压 (Vsup):1.1 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.25 mmBase Number Matches:1

74AUP1Z04GW 数据手册

 浏览型号74AUP1Z04GW的Datasheet PDF文件第2页浏览型号74AUP1Z04GW的Datasheet PDF文件第3页浏览型号74AUP1Z04GW的Datasheet PDF文件第4页浏览型号74AUP1Z04GW的Datasheet PDF文件第5页浏览型号74AUP1Z04GW的Datasheet PDF文件第6页浏览型号74AUP1Z04GW的Datasheet PDF文件第7页 
74AUP1Z04  
Low-power X-tal driver with enable and internal resistor  
Rev. 01 — 12 December 2006  
Product data sheet  
1. General description  
The 74AUP1Z04 is a high-performance, low-power, low-voltage, Si-gate CMOS device,  
superior to most advanced CMOS compatible TTL families.  
The 74AUP1Z04 combines the functions of the 74AUP1GU04 and 74AUP1G04 with  
enable circuitry and an internal bias resistor to provide a device optimized for use in  
crystal oscillator applications.  
This device ensures a very low static and dynamic power consumption across the entire  
VCC range from 0.8 V to 3.6 V.  
This device is fully specified for partial power-down applications using IOFF at output Y.  
The IOFF circuitry disables the output Y, preventing the damaging backflow current through  
the device when it is powered down.  
When not in use the EN input can be driven HIGH, pulling up the X1 input and putting the  
device in a low power disable mode. Schmitt-trigger action at the EN input makes the  
circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to  
3.6 V.  
The integration of the two devices into the 74AUP1Z04 produces the benefits of a  
compact footprint, lower power dissipation and stable operation over a wide range of  
frequency and temperature.  
2. Features  
Wide supply voltage range from 0.8 V to 3.6 V  
High noise immunity  
ESD protection:  
HBM JESD22-A114D Class 3A exceeds 5000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101C exceeds 1000 V  
Low static power consumption; ICC = 0.9 µA (maximum)  
Latch-up performance exceeds 100 mA per JESD 78 Class II  
Inputs accept voltages up to 3.6 V  
Low noise overshoot and undershoot < 10 % of VCC  
IOFF circuitry provides partial Power-down mode operation at output Y  
Multiple package options  
Specified from 40 °C to +85 °C and 40 °C to +125 °C  

74AUP1Z04GW 替代型号

型号 品牌 替代类型 描述 数据表
74AUP1Z04GW-G NXP

功能相似

暂无描述

与74AUP1Z04GW相关器件

型号 品牌 获取价格 描述 数据表
74AUP1Z04GW-G NXP

获取价格

暂无描述
74AUP1Z04GW-Q100 NEXPERIA

获取价格

Low-power X-tal driver with enable and internal resistorProduction
74AUP1Z125 NXP

获取价格

Low-power X-tal driver with enable and internal resistor
74AUP1Z125_11 NXP

获取价格

Low-power X-tal driver with enable and internal resistor; 3-state
74AUP1Z125GF NXP

获取价格

Low-power X-tal driver with enable and internal resistor
74AUP1Z125GM NXP

获取价格

Low-power X-tal driver with enable and internal resistor
74AUP1Z125GM NEXPERIA

获取价格

Low-power X-tal driver with enable and internal resistor; 3-stateProduction
74AUP1Z125GM-G NXP

获取价格

暂无描述
74AUP1Z125GM-H NXP

获取价格

暂无描述
74AUP1Z125GN NXP

获取价格

AUP/ULP/V SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO6, 0.90 X 1 MM, 0.35 MM HEIGHT, SOT-1115,