5秒后页面跳转
SY100E141JCTR PDF预览

SY100E141JCTR

更新时间: 2024-11-18 22:15:11
品牌 Logo 应用领域
麦瑞 - MICREL 移位寄存器触发器逻辑集成电路
页数 文件大小 规格书
4页 77K
描述
8-BIT SHIFT REGISTER

SY100E141JCTR 技术参数

是否Rohs认证:不符合生命周期:Obsolete
包装说明:PLASTIC, LCC-28Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.2
Is Samacsys:N其他特性:HOLD MODE
计数方向:BIDIRECTIONAL系列:100E
JESD-30 代码:S-PQCC-J28JESD-609代码:e0
逻辑集成电路类型:PARALLEL IN PARALLEL OUT最大频率@ Nom-Sup:700000000 Hz
位数:8功能数量:1
端子数量:28最高工作温度:85 °C
最低工作温度:输出特性:OPEN-EMITTER
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC28,.5SQ
封装形状:SQUARE封装形式:CHIP CARRIER
电源:-4.5 V最大电源电流(ICC):181 mA
传播延迟(tpd):0.975 ns认证状态:Not Qualified
子类别:Shift Registers表面贴装:YES
技术:ECL温度等级:OTHER
端子面层:Tin/Lead (Sn/Pb)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
触发器类型:POSITIVE EDGE最小 fmax:700 MHz
Base Number Matches:1

SY100E141JCTR 数据手册

 浏览型号SY100E141JCTR的Datasheet PDF文件第2页浏览型号SY100E141JCTR的Datasheet PDF文件第3页浏览型号SY100E141JCTR的Datasheet PDF文件第4页 
8-BIT SHIFT  
REGISTER  
SY10E141  
SY100E141  
DESCRIPTION  
FEATURES  
700MHz min. shift frequency  
Extended 100E VEE range of –4.2V to –5.5V  
8 bits wide  
The SY10/100E141 are 8-bit, full-function shift registers  
designed for use in new, high-performance ECL systems.  
The E141 performs serial/parallel in and serial/parallel out,  
shifting in either direction. The eight inputs D0–D7 accept  
parallel input data, while DL/DR accept serial input data for  
left/right shifting.  
The two select pins, SEL0 and SEL1 permit four modes  
of operation: Load, Hold, Shift Left and Shift Right, as  
shown in the Truth Table. Input data is clocked into the  
register on the rising clock edge after meeting the minimum  
set-up time. A logic HIGH on the Master Reset (MR) pin  
asynchronously resets all the registers to zero.  
Bi-directional  
Four selectable modes for full functionality  
Asynchronous Master Reset  
Fully compatible with industry standard 10KH,  
100K ECL levels  
Internal 75Kinput pulldown resistors  
Fully compatible with Motorola MC10E/100E141  
Pin-compatible with E241  
Available in 28-pin PLCC package  
BLOCK DIAGRAM  
DL  
BITS 1-6  
D
Q
R
Q
R
D
D
Q
R
DR  
D0  
Q7  
Q0  
Q
D
D7  
SEL1  
SEL0  
CLK  
MR  
Rev.: C  
Amendment: /1  
Issue Date: February, 1998  
1

与SY100E141JCTR相关器件

型号 品牌 获取价格 描述 数据表
SY100E141JY MICROCHIP

获取价格

100E SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PQC
SY100E141JY MICREL

获取价格

8-BIT SHIFT REGISTER
SY100E141JYTR MICREL

获取价格

8-BIT SHIFT REGISTER
SY100E141JY-TR MICROCHIP

获取价格

100E SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PQC
SY100E142 MICREL

获取价格

9-BIT SHIFT REGISTER
SY100E142JC MICREL

获取价格

9-BIT SHIFT REGISTER
SY100E142JC MICROCHIP

获取价格

Parallel In Parallel Out, 100E Series, 9-Bit, Right Direction, True Output, ECL, PQCC28, P
SY100E142JCTR MICREL

获取价格

9-BIT SHIFT REGISTER
SY100E142JZ MICREL

获取价格

9-BIT SHIFT REGISTER
SY100E142JZ MICROCHIP

获取价格

100E SERIES, 9-BIT RIGHT PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PQCC28