9-BIT HOLD
REGISTER
SY10E143
SY100E143
DESCRIPTION
FEATURES
The SY10/100E143 are high-speed 9-bit hold registers
designed for use in new, high-performance ECL systems.
The E143 can hold current data or load new data. The nine
inputs, D0-D8, accept parallel input data.
The SEL (Select) control pin serves to determine the
mode of operation; either HOLD or LOAD. The input data
has to meet the set-up time before being clocked into the
nine input registers on the rising edge of CLK1 or CLK2.
The MR (Master Reset) control signal asynchronously
resets all nine registers to a logic LOW when a logic HIGH
is applied to MR.
■ 700MHz min. operating frequency
■ Extended 100E VEE range of –4.2V to –5.5V
■ 9 bits wide for byte-parity applications
■ Asynchronous Master Reset
■ Dual clocks
■ Fully compatible with industry standard 10KH,
100K ECL levels
■ Internal 75kΩ input pulldown resistors
■ Fully compatible with Motorola MC10E/100E143
■ Available in 28-pin PLCC package
The E143 is designed for applications requiring high-
speed registers, pipeline registers, synchronous operation,
and is also suitable for byte-wide parity.
BLOCK DIAGRAM
PIN CONFIGURATION
D
D
Q0
MUX
D0
D1
D2
R
R
Q1
Q2
MUX
MUX
25 24 23 22 21 20 19
MR
26
27
28
1
18
17
16
15
14
13
12
Q7
D
D
CLK
1
Q
6
R
R
CLK
2
VCC
PLCC
TOP VIEW
J28-1
VEE
Q
5
Q3
Q4
Q5
Q6
Q7
Q8
NC
MUX
2
VCCO
D3
D4
D5
D6
D7
D8
D
D
0
1
3
Q
Q
4
3
4
D
D
5
6
7
8
9
10 11
MUX
MUX
R
R
D
D
PIN NAMES
MUX
MUX
MUX
R
R
Pin
D0-D8
SEL
Function
Parallel Data Inputs
Mode Select Input
Clock Inputs
CLK1, CLK2
MR
D
Master Reset
R
Q0-Q8
NC
Data Outputs
SEL
CLK1
CLK2
No Connection
VCC to Output
VCCO
MR
Rev.: D
Amendment: /0
Issue Date: August, 1998
1