5秒后页面跳转
SY100E151JCTR PDF预览

SY100E151JCTR

更新时间: 2024-01-15 20:57:07
品牌 Logo 应用领域
美国微芯 - MICROCHIP 逻辑集成电路触发器
页数 文件大小 规格书
4页 60K
描述
D Flip-Flop, 100E Series, 1-Func, Positive Edge Triggered, 6-Bit, Complementary Output, ECL, PQCC28, PLASTIC, LCC-28

SY100E151JCTR 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:QCCJ, LDCC28,.5SQReach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.16
系列:100EJESD-30 代码:S-PQCC-J28
JESD-609代码:e0长度:11.48 mm
逻辑集成电路类型:D FLIP-FLOP湿度敏感等级:1
位数:6功能数量:1
端子数量:28最高工作温度:85 °C
最低工作温度:输出特性:OPEN-EMITTER
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC28,.5SQ
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):240电源:-4.5 V
传播延迟(tpd):0.8 ns认证状态:Not Qualified
座面最大高度:4.57 mm子类别:FF/Latches
表面贴装:YES技术:ECL
温度等级:COMMERCIAL EXTENDED端子面层:Tin/Lead (Sn85Pb15)
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
触发器类型:POSITIVE EDGE宽度:11.48 mm
最小 fmax:1100 MHzBase Number Matches:1

SY100E151JCTR 数据手册

 浏览型号SY100E151JCTR的Datasheet PDF文件第2页浏览型号SY100E151JCTR的Datasheet PDF文件第3页浏览型号SY100E151JCTR的Datasheet PDF文件第4页 
1  
1  
6-BIT D  
SY10E151  
SY100E151  
REGISTER  
DESCRIPTION  
FEATURES  
1100MHz toggle frequency  
Extended 100E VEE range of –4.2V to –5.46V  
Differential outputs  
The SY10/100E151 offer 6 edge-triggered, high-speed,  
master-slave D-type flip-flops with differential outputs,  
designed for use in new, high-performance ECL systems.  
The two external clock signals (CLK1, CLK2) are gated  
through a logical OR operation before use as clocking  
control for the flip-flops. Data is clocked into the flip-flops  
on the rising edge of either CLK1 or CLK2 (or both). When  
both CLK1 and CLK2 are at a logic LOW, data enters the  
master and is transferred to the slave when either CLK1 or  
CLK2 (or both) go HIGH.  
Asynchronous Master Reset  
Dual clocks  
Fully compatible with industry standard 10KH,  
100K ECL levels  
Internal 75Kinput pulldown resistors  
Fully compatible with Motorola MC10E/100E151  
Available in 28-pin PLCC package  
The MR (Master Reset) signal operates asynchronously  
to make all Q outputs go to a logic LOW.  
BLOCK DIAGRAM  
PIN NAMES  
Pin  
D0–D5  
CLK1, CLK2  
MR  
Function  
Data Inputs  
D0  
D1  
D2  
D3  
D4  
D5  
Q
0
0
D
D
Q
R
R
R
R
R
R
Clock Inputs  
Master Reset  
True Outputs  
Inverting Outputs  
VCC to Output  
Q
1
1
Q0–Q5  
Q0–Q5  
VCCO  
Q
Q
2
2
D
D
D
D
Q
Q
3
3
Q
Q
4
4
Q
Q
5
5
Q
CLK  
CLK  
1
2
M
R
Rev.: H  
Amendment: /0  
M9999-052108  
hbwhelp@micrel.com or (408) 955-1690  
1
Issue Date: May 2008  

与SY100E151JCTR相关器件

型号 品牌 获取价格 描述 数据表
SY100E151JI MICREL

获取价格

6-BIT D REGISTER
SY100E151JITR MICREL

获取价格

6-BIT D REGISTER
SY100E151JZ MICREL

获取价格

6-BIT D REGISTER
SY100E151JZTR MICREL

获取价格

6-BIT D REGISTER
SY100E151JZTR MICROCHIP

获取价格

D Flip-Flop, 100E Series, 1-Func, Positive Edge Triggered, 6-Bit, Complementary Output, EC
SY100E154 MICREL

获取价格

5-BIT 2:1 MUX-LATCH
SY100E154JC MICREL

获取价格

5-BIT 2:1 MUX-LATCH
SY100E154JCTR MICREL

获取价格

5-BIT 2:1 MUX-LATCH
SY100E154JCTR MICROCHIP

获取价格

D Latch, 100E Series, 1-Func, Low Level Triggered, 5-Bit, Complementary Output, ECL, PQCC2
SY100E154JZ MICREL

获取价格

5-BIT 2:1 MUX-LATCH