5秒后页面跳转
SSTUB32866EC/S,518 PDF预览

SSTUB32866EC/S,518

更新时间: 2024-11-05 14:44:59
品牌 Logo 应用领域
恩智浦 - NXP 驱动双倍数据速率逻辑集成电路
页数 文件大小 规格书
30页 220K
描述
SSTUB32866 - 1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications BGA 96-Pin

SSTUB32866EC/S,518 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证:符合
生命周期:Obsolete零件包装代码:BGA
针数:96Reach Compliance Code:unknown
风险等级:5.84Is Samacsys:N
JESD-30 代码:R-PBGA-B96逻辑集成电路类型:BUS DRIVER
端子数量:96最高工作温度:85 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:FBGA封装等效代码:BGA96,6X16,32
封装形状:RECTANGULAR封装形式:GRID ARRAY, FINE PITCH
电源:1.8 V认证状态:Not Qualified
子类别:Other Logic ICs标称供电电压 (Vsup):1.8 V
表面贴装:YES温度等级:OTHER
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOMBase Number Matches:1

SSTUB32866EC/S,518 数据手册

 浏览型号SSTUB32866EC/S,518的Datasheet PDF文件第2页浏览型号SSTUB32866EC/S,518的Datasheet PDF文件第3页浏览型号SSTUB32866EC/S,518的Datasheet PDF文件第4页浏览型号SSTUB32866EC/S,518的Datasheet PDF文件第5页浏览型号SSTUB32866EC/S,518的Datasheet PDF文件第6页浏览型号SSTUB32866EC/S,518的Datasheet PDF文件第7页 
SSTUB32866  
1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer  
with parity for DDR2-800 RDIMM applications  
Rev. 04 — 15 April 2010  
Product data sheet  
1. General description  
The SSTUB32866 is a 1.8 V configurable register specifically designed for use on DDR2  
memory modules requiring a parity checking function. The register is configurable (using  
configuration pins C0 and C1) to two topologies: 25-bit 1 : 1 or 14-bit 1 : 2, and in the latter  
configuration can be designated as Register A or Register B on the DIMM.  
The SSTUB32866 accepts a parity bit from the memory controller on its parity bit  
(PAR_IN) input, compares it with the data received on the DIMM-independent D-inputs  
and indicates whether a parity error has occurred on its open-drain QERR pin  
(active LOW). The convention is even parity, that is, valid parity is defined as an even  
number of ones across the DIMM-independent data inputs combined with the parity input  
bit.  
The SSTUB32866 is packaged in a 96-ball, 6 × 16 grid, 0.8 mm ball pitch LFBGA package  
(13.5 mm × 5.5 mm).  
2. Features and benefits  
„ Configurable register supporting DDR2 up to 800 MT/s Registered DIMM applications  
„ Configurable to 25-bit 1 : 1 mode or 14-bit 1 : 2 mode  
„ Controlled output impedance drivers enable optimal signal integrity and speed  
„ Meets or exceeds SSTUB32866 JEDEC standard speed performance  
„ Supports up to 450 MHz clock frequency of operation  
„ Optimized pinout for high-density DDR2 module design  
„ Chip-selects minimize power consumption by gating data outputs from changing state  
„ Supports SSTL_18 data inputs  
„ Checks parity on the DIMM-independent data inputs  
„ Partial parity output and input allows cascading of two SSTUB32866s for correct parity  
error processing  
„ Differential clock (CK and CK) inputs  
„ Supports LVCMOS switching levels on the control and RESET inputs  
„ Single 1.8 V supply operation (1.7 V to 2.0 V)  
„ Available in 96-ball, 13.5 mm × 5.5 mm, 0.8 mm ball pitch LFBGA package  
3. Applications  
„ 400 MT/s to 800 MT/s DDR2 registered DIMMs desiring parity checking functionality  
 
 
 

与SSTUB32866EC/S,518相关器件

型号 品牌 获取价格 描述 数据表
SSTUB32868 NXP

获取价格

1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applicati
SSTUB32872AH IDT

获取价格

Bus Driver, PBGA96
SSTUB32872AHMLF IDT

获取价格

CABGA-96, Tray
SSTUF32864AH-T IDT

获取价格

Bus Driver, CMOS, PBGA96
SSTUF32864BHLF IDT

获取价格

CABGA-96, Tray
SSTUF32864BHLFT IDT

获取价格

CABGA-96, Reel
SSTUF32864CHLF IDT

获取价格

CABGA-96, Tray
SSTUF32864EHLF IDT

获取价格

CABGA-96, Tray
SSTUF32864EHLFT IDT

获取价格

CABGA-96, Reel
SSTUF32864H-T IDT

获取价格

Interface Circuit