Datasheet > SSTUG32868

SSTUG32868

更新时间： 2024-01-24 18:58:07

品牌	Logo	应用领域
恩智浦 - NXP		双倍数据速率
页数	文件大小	规格书
29页	167K
描述
1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-1G RDIMM applications

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

SSTUG32868 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
零件包装代码：	BGA	包装说明：	6 X 15 MM, 0.70 MM PITCH, LEAD FREE, PLASTIC, MO-246, SOT932-1, TFBGA-176
针数：	176	Reach Compliance Code：	unknown
HTS代码：	8542.39.00.01	风险等级：	5.84
系列：	32868	JESD-30 代码：	R-PBGA-B176
长度：	15 mm	逻辑集成电路类型：	D FLIP-FLOP
湿度敏感等级：	2	位数：	28
功能数量：	1	端子数量：	176
最高工作温度：	70 °C	最低工作温度：
输出特性：	OPEN-DRAIN	输出极性：	COMPLEMENTARY
封装主体材料：	PLASTIC/EPOXY	封装代码：	TFBGA
封装形状：	RECTANGULAR	封装形式：	GRID ARRAY, THIN PROFILE, FINE PITCH
峰值回流温度（摄氏度）：	260	传播延迟（tpd）：	1.5 ns
认证状态：	Not Qualified	座面最大高度：	1.15 mm
最大供电电压 (Vsup)：	2 V	最小供电电压 (Vsup)：	1.7 V
标称供电电压 (Vsup)：	1.8 V	表面贴装：	YES
技术：	CMOS	温度等级：	COMMERCIAL
端子形式：	BALL	端子节距：	0.65 mm
端子位置：	BOTTOM	处于峰值回流温度下的最长时间：	40
触发器类型：	POSITIVE EDGE	宽度：	6 mm
最小 fmax：	450 MHz

SSTUG32868 数据手册

SSTUG32868

1.8 V 28-bit 1 : 2 conﬁgurable registered buffer with parity for

DDR2-1G RDIMM applications

Rev. 01 — 23 April 2007

Product data sheet

1. General description

The SSTUG32868 is a 1.8 V 28-bit 1 : 2 register speciﬁcally designed for use on two rank

by four (2R × 4) and similar high-density Double Data Rate 2 (DDR2) memory modules. It

is similar in function to the JEDEC-standard 14-bit DDR2 register, but integrates the

functionality of the normally required two registers in a single package, thereby freeing up

board real-estate and facilitating routing to accommodate high-density Dual In-line

Memory Module (DIMM) designs.

The SSTUG32868 also integrates a parity function, which accepts a parity bit from the

memory controller, compares it with the data received on the D-inputs and indicates

whether a parity error has occurred on its open-drain QERR pin (active LOW).

It further offers added features over the JEDEC standard register in that it is permanently

conﬁgured for high output drive strength. This allows use in high density designs with

heavier than normal net loading conditions. Furthermore, the SSTUG32868 features two

additional chip select inputs, which allow more versatile enabling and disabling in densely

populated memory modules. Both added features (drive strength and chip selects) are

fully backward compatible to the JEDEC standard register. Finally, the SSTUG32868 is

optimized for the fastest propagation delay in the SSTU family of registers.

The SSTUG32868 is packaged in a 176-ball, 8 × 22 grid, 0.65 mm ball pitch, thin proﬁle

ﬁne-pitch ball grid array (TFBGA) package, which (while requiring a minimum

6 mm × 15 mm of board space) allows for adequate signal routing and escape using

conventional card technology.

2. Features

I 28-bit data register supporting DDR2

I Fully compliant to JEDEC standard for SSTUB32868

I Supports 2 rank by 4 DIMM density by integrating equivalent functionality of two

JEDEC-standard DDR2 registers (that is, 2 × SSTUA32864 or 2 × SSTUA32866)

I Parity checking function across 22 input data bits

I Parity out signal

I Controlled multi-impedance output impedance drivers enable optimal signal integrity

and speed

I Meets or exceeds SSTUB32868 JEDEC standard speed performance

I Supports up to 450 MHz clock frequency of operation

I Permanently conﬁgured for high output drive

I Optimized pinout for high-density DDR2 module design

I Chip-selects minimize power consumption by gating data outputs from changing state

12 3 4 5 6 7...29

中文翻译

下载PDF

与SSTUG32868相关器件

型号	品牌	获取价格	描述	数据表
SSTUG32868ET	NXP	获取价格	1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-1G RDIMM applicatio
SSTUG32868ET/G,518	NXP	获取价格	SSTUG32868 - 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-1G RDI
SSTUG32868ET/S,518	NXP	获取价格	SSTUG32868 - 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-1G RDI
SSTUG32868ETS	NXP	获取价格	1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-1G RDIMM applicatio
SSTUG32868G	NXP	获取价格	1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-1G RDIMM applicatio
SSTUH32864	NXP	获取价格	1.8 V high output drive configurable registered buffer for DDR2 RDIMM applications
SSTUH32864EC	NXP	获取价格	1.8 V high output drive configurable registered buffer for DDR2 RDIMM applications
SSTUH32864EC,518	NXP	获取价格	SSTUH32864 - 1.8 V high output drive configurable registered buffer for DDR2 RDIMM applica
SSTUH32864EC,551	NXP	获取价格	SSTUH32864 - 1.8 V high output drive configurable registered buffer for DDR2 RDIMM applica
SSTUH32864EC,557	NXP	获取价格	SSTUH32864 - 1.8 V high output drive configurable registered buffer for DDR2 RDIMM applica

与SSTUG32868相关文章

LTM4644/LTM4644-1：创新的四输出同步降压微模块调节器
2024-07-02

1
2N3500：一款多用途NPN硅晶体管的全面解析
2024-07-02

2
最详细资料解析：BA5917AFP参数说明、引脚说明
2024-07-02

2
MAX232IDR数据手册：产品特性、电气参数、替代型号推荐
2024-07-02

1

产品中心

服务支持

精选活动

关于我们

帮助中心

SSTUG32868

SSTUG32868 技术参数

SSTUG32868 数据手册

与SSTUG32868相关器件

与SSTUG32868相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SSTUG32868

SSTUG32868 技术参数

SSTUG32868 数据手册

与SSTUG32868相关器件

与SSTUG32868相关文章

您还可以找

您在本页遇到什么问题？