Datasheet > SSTUH32865ET/G,551

SSTUH32865ET/G,551

更新时间： 2024-01-26 23:00:33

品牌	Logo	应用领域
恩智浦 - NXP		双倍数据速率逻辑集成电路触发器
页数	文件大小	规格书
28页	145K
描述
SSTUH32865 - 1.8 V 28-bit high output drive 1:2 registered buffer with parity for DDR2 RDIMM applications BGA 160-Pin

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

SSTUH32865ET/G,551 技术参数

生命周期：	Obsolete	零件包装代码：	BGA
包装说明：	9 X 13 MM, 0.80 MM HEIGHT, LEAD FREE, PLASTIC, SOT-802-1, TFBGA-160	针数：	160
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.75	系列：	SSTU
JESD-30 代码：	R-PBGA-B160	长度：	13 mm
逻辑集成电路类型：	D FLIP-FLOP	湿度敏感等级：	2
位数：	28	功能数量：	1
端子数量：	160	最高工作温度：	70 °C
最低工作温度：		输出特性：	OPEN-DRAIN
输出极性：	COMPLEMENTARY	封装主体材料：	PLASTIC/EPOXY
封装代码：	TFBGA	封装形状：	RECTANGULAR
封装形式：	GRID ARRAY, THIN PROFILE, FINE PITCH	峰值回流温度（摄氏度）：	260
传播延迟（tpd）：	1.8 ns	认证状态：	Not Qualified
座面最大高度：	1.2 mm	最大供电电压 (Vsup)：	1.9 V
最小供电电压 (Vsup)：	1.7 V	标称供电电压 (Vsup)：	1.8 V
表面贴装：	YES	技术：	CMOS
温度等级：	COMMERCIAL	端子形式：	BALL
端子节距：	0.65 mm	端子位置：	BOTTOM
处于峰值回流温度下的最长时间：	30	触发器类型：	POSITIVE EDGE
宽度：	9 mm	最小 fmax：	450 MHz
Base Number Matches：	1

SSTUH32865ET/G,551 数据手册

浏览型号SSTUH32865ET/G,551的Datasheet PDF文件第2页

浏览型号SSTUH32865ET/G,551的Datasheet PDF文件第3页

浏览型号SSTUH32865ET/G,551的Datasheet PDF文件第4页

浏览型号SSTUH32865ET/G,551的Datasheet PDF文件第5页

浏览型号SSTUH32865ET/G,551的Datasheet PDF文件第6页

SSTUH32865

1.8 V 28-bit high output drive 1:2 registered buffer with parity

for DDR2 RDIMM applications

Rev. 01 — 11 March 2005

Product data sheet

1. General description

The SSTUH32865 is a 1.8 V 28-bit high output drive 1:2 register speciﬁcally designed for

use on two rank by four (2R × 4) and similar high-density Double Data Rate 2 (DDR2)

memory modules. It is similar in function to the JEDEC-standard 14-bit DDR2 register, but

integrates the functionality of the normally required two registers in a single package,

thereby freeing up board real-estate and facilitating routing to accommodate high-density

Dual In-line Memory Module (DIMM) designs.

The SSTUH32865 also integrates a parity function, which accepts a parity bit from the

memory controller, compares it with the data received on the D-inputs and indicates

whether a parity error has occurred on its open-drain PTYERR pin (active LOW).

The SSTUH32865 is packaged in a 160-ball, 12 × 18 grid, 0.65 mm ball pitch, thin proﬁle

ﬁne-pitch ball grid array (TFBGA) package, which—while requiring a minimum

9 mm × 13 mm of board space—allows for adequate signal routing and escape using

conventional card technology.

The SSTUH32865 is identical to SSTU32865 in function and performance, with

higher-drive outputs optimized to drive heavy load nets (such as stacked DRAMs) while

maintaining speed and signal integrity.

2. Features

■ 28-bit data register supporting DDR2

■ Higher output drive strength version of SSTU32865 optimized for high-capacitive load

nets

■ Fully compliant to JEDEC standard JESD82-9

■ Supports 2 rank by 4 DIMM density by integrating equivalent functionality of two

JEDEC-standard DDR2 registers (that is, 2 × SSTU32864 or 2 × SSTU32866)

■ Parity checking function across 22 input data bits

■ Parity out signal

■ Controlled output impedance drivers enable optimal signal integrity and speed

■ Exceeds JESD82-9 speed performance (1.8 ns max. single-bit switching propagation

delay, 2.0 ns max. mass-switching)

■ Supports up to 450 MHz clock frequency of operation

■ Optimized pinout for high-density DDR2 module design

■ Chip-selects minimize power consumption by gating data outputs from changing state

■ Supports Stub Series Terminated Logic SSTL_18 data inputs

■ Differential clock (CK and CK) inputs

12 3 4 5 6 7...28

中文翻译

下载PDF

与SSTUH32865ET/G,551相关器件

型号	品牌	获取价格	描述	数据表
SSTUH32866	NXP	获取价格	1.8 V high output drive 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with p
SSTUH32866EC	NXP	获取价格	1.8 V high output drive 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with p
SSTUH32866EC/G	NXP	获取价格	1.8 V high output drive 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with p
SST-ULD-S1	DOMINANT	获取价格	SpiceLED InGaN S-Spice
SST-ULD-S2	DOMINANT	获取价格	SpiceLED InGaN S-Spice
SST-ULD-ST1-1	DOMINANT	获取价格	SpiceLED InGaN S-Spice
SST-ULD-T1	DOMINANT	获取价格	SpiceLED InGaN S-Spice
SSTUM32865	NXP	获取价格	1.8 V 28-bit 1 : 2 registered buffer with parity for DDR2-800 RDIMM applications
SSTUM32865EG	NXP	获取价格	1.8 V 28-bit 1 : 2 registered buffer with parity for DDR2-800 RDIMM applications
SSTUM32865ES	NXP	获取价格	1.8 V 28-bit 1 : 2 registered buffer with parity for DDR2-800 RDIMM applications

与SSTUH32865ET/G,551相关文章

BSS138LT3G：一款高效能N沟道MOSFET的全面解析
2024-07-04

2
解读EGP10B二极管资料手册：产品特性、参数分析
2024-07-04

2
RT9164AGG手册资料详解：引脚信息、设计指南
2024-07-04

2
2SA1037KPT资料详解：产品特性、电气参数、设计指南
2024-07-04

2

产品中心

服务支持

精选活动

关于我们

帮助中心

SSTUH32865ET/G,551

SSTUH32865ET/G,551 技术参数

SSTUH32865ET/G,551 数据手册

与SSTUH32865ET/G,551相关器件

与SSTUH32865ET/G,551相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SSTUH32865ET/G,551

SSTUH32865ET/G,551 技术参数

SSTUH32865ET/G,551 数据手册

与SSTUH32865ET/G,551相关器件

与SSTUH32865ET/G,551相关文章

您还可以找

您在本页遇到什么问题？