Datasheet > SSTUM32868ET,518

SSTUM32868ET,518

更新时间： 2024-09-30 19:56:11

品牌	Logo	应用领域
恩智浦 - NXP		双倍数据速率逻辑集成电路触发器
页数	文件大小	规格书
30页	156K
描述
SSTUM32868 - 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications BGA 176-Pin

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

SSTUM32868ET,518 技术参数

生命周期：	Obsolete	零件包装代码：	BGA
包装说明：	TFBGA,	针数：	176
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.84	系列：	32868
JESD-30 代码：	R-PBGA-B176	JESD-609代码：	e1
长度：	15 mm	逻辑集成电路类型：	D FLIP-FLOP
位数：	28	功能数量：	1
端子数量：	176	最高工作温度：	70 °C
最低工作温度：		输出特性：	OPEN-DRAIN
输出极性：	COMPLEMENTARY	封装主体材料：	PLASTIC/EPOXY
封装代码：	TFBGA	封装形状：	RECTANGULAR
封装形式：	GRID ARRAY, THIN PROFILE, FINE PITCH	传播延迟（tpd）：	1.5 ns
认证状态：	Not Qualified	座面最大高度：	1.15 mm
最大供电电压 (Vsup)：	2 V	最小供电电压 (Vsup)：	1.7 V
标称供电电压 (Vsup)：	1.8 V	表面贴装：	YES
技术：	CMOS	温度等级：	COMMERCIAL
端子面层：	TIN SILVER COPPER	端子形式：	BALL
端子节距：	0.65 mm	端子位置：	BOTTOM
触发器类型：	POSITIVE EDGE	宽度：	6 mm
最小 fmax：	450 MHz	Base Number Matches：	1

SSTUM32868ET,518 数据手册

SSTUM32868

1.8 V 28-bit 1 : 2 conﬁgurable registered buffer with parity for

DDR2-800 RDIMM applications

Rev. 02 — 2 March 2007

Product data sheet

1. General description

The SSTUM32868 is a 1.8 V 28-bit 1 : 2 register speciﬁcally designed for use on two rank

by four (2R × 4) and similar high-density Double Data Rate 2 (DDR2) memory modules. It

is similar in function to the JEDEC-standard 14-bit DDR2 register, but integrates the

functionality of the normally required two registers in a single package, thereby freeing up

board real-estate and facilitating routing to accommodate high-density Dual In-line

Memory Module (DIMM) designs.

The SSTUM32868 also integrates a parity function, which accepts a parity bit from the

memory controller, compares it with the data received on the D-inputs and indicates

whether a parity error has occurred on its open-drain PTYERR pin (active LOW).

It further offers added features over the JEDEC standard register in that it is permanently

conﬁgured for high output drive strength. This allows use in high density designs with

heavier than normal net loading conditions. Furthermore, the SSTUM32868 features two

additional chip select inputs, which allow more versatile enabling and disabling in densely

populated memory modules. Both added features (drive strength and chip selects) are

fully backward compatible to the JEDEC standard register. Finally, the SSTUM32868 is

optimized for the fastest propagation delay in the SSTU family of registers.

The SSTUM32868 is packaged in a 176-ball, 8 × 22 grid, 0.65 mm ball pitch, thin proﬁle

ﬁne-pitch ball grid array (TFBGA) package, which (while requiring a minimum

6 mm × 15 mm of board space) allows for adequate signal routing and escape using

conventional card technology.

2. Features

I 28-bit data register supporting DDR2

I Fully compliant to JEDEC standard for SSTUB32868

I Supports 2 rank by 4 DIMM density by integrating equivalent functionality of two

JEDEC-standard DDR2 registers (that is, 2 × SSTUA32864 or 2 × SSTUA32866)

I Parity checking function across 22 input data bits

I Parity out signal

I Controlled multi-impedance output impedance drivers enable optimal signal integrity

and speed

I Meets or exceeds SSTUB32868 JEDEC standard speed performance

I Supports up to 450 MHz clock frequency of operation

I Permanently conﬁgured for high output drive

I Optimized pinout for high-density DDR2 module design

I Chip-selects minimize power consumption by gating data outputs from changing state

12 3 4 5 6 7...30

中文翻译

下载PDF

与SSTUM32868ET,518相关器件

型号	品牌	获取价格	描述	数据表
SSTUM32868ET/G	NXP	获取价格	1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applicati
SSTUM32868ET/G,518	NXP	获取价格	IC,MEMORY DRIVER,BGA,176PIN,PLASTIC
SSTUM32868ET/S	NXP	获取价格	1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applicati
SSTUM32868ET/S,518	NXP	获取价格	SSTUM32868 - 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RD
SSTUP32866	NXP	获取价格	1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity and programm
SSTUP32866EC/G	NXP	获取价格	1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity and programm
SSTUP32866EC/S	NXP	获取价格	1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity and programm
SSTV16857	FAIRCHILD	获取价格	14-Bit Register with SSTL-2 Compatible I/O and Reset
SSTV16857	NXP	获取价格	14-bit SSTL_2 registered driver with differential clock inputs
SSTV16857CG	IDT	获取价格	TSSOP-48, Tube

与SSTUM32868ET,518相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

28
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

23
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

22
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

35

产品中心

服务支持

精选活动

关于我们

帮助中心

SSTUM32868ET,518

SSTUM32868ET,518 技术参数

SSTUM32868ET,518 数据手册

与SSTUM32868ET,518相关器件

与SSTUM32868ET,518相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SSTUM32868ET,518

SSTUM32868ET,518 技术参数

SSTUM32868ET,518 数据手册

与SSTUM32868ET,518相关器件

与SSTUM32868ET,518相关文章

您还可以找

您在本页遇到什么问题？