Datasheet > SSTUH32864

SSTUH32864

更新时间： 2024-01-12 07:22:24

品牌	Logo	应用领域
恩智浦 - NXP		驱动双倍数据速率
页数	文件大小	规格书
20页	109K
描述
1.8 V high output drive configurable registered buffer for DDR2 RDIMM applications

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

SSTUH32864 技术参数

是否Rohs认证：	符合	生命周期：	Transferred
包装说明：	FBGA, BGA96,6X16,32	Reach Compliance Code：	unknown
风险等级：	5.68	JESD-30 代码：	R-PBGA-B96
逻辑集成电路类型：	BUS DRIVER	端子数量：	96
最高工作温度：	70 °C	最低工作温度：
封装主体材料：	PLASTIC/EPOXY	封装代码：	FBGA
封装等效代码：	BGA96,6X16,32	封装形状：	RECTANGULAR
封装形式：	GRID ARRAY, FINE PITCH	电源：	1.8 V
认证状态：	Not Qualified	子类别：	Other Logic ICs
标称供电电压 (Vsup)：	1.8 V	表面贴装：	YES
技术：	CMOS	温度等级：	COMMERCIAL
端子形式：	BALL	端子节距：	0.8 mm
端子位置：	BOTTOM	Base Number Matches：	1

SSTUH32864 数据手册

SSTUH32864

1.8 V high output drive conﬁgurable registered buffer for

DDR2 RDIMM applications

Rev. 01 — 22 April 2005

Product data sheet

1. General description

The SSTUH32864 is a 25-bit 1 : 1 or 14-bit 1 : 2 conﬁgurable registered buffer designed

for 1.7 V to 1.9 V V_DDoperation.

All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The

control inputs are LVCMOS. All outputs are 1.8 V CMOS drivers that have been optimized

to drive the DDR2 DIMM load.

The SSTUH32864 operates from a differential clock (CK and CK). Data are registered at

the crossing of CK going HIGH, and CK going LOW.

The C0 input controls the pinout conﬁguration of the 1 : 2 pinout from A conﬁguration

(when LOW) to B conﬁguration (when HIGH). The C1 input controls the pinout

conﬁguration from 25-bit 1 : 1 (when LOW) to 14-bit 1 : 2 (when HIGH).

The device supports low-power standby operation. When the reset input (RESET) is LOW,

the differential input receivers are disabled, and un-driven (ﬂoating) data, clock and

reference voltage (VREF) inputs are allowed. In addition, when RESET is LOW all

registers are reset, and all outputs are forced LOW. The LVCMOS RESET and Cn inputs

must always be held at a valid logic HIGH or LOW level.

To ensure deﬁned outputs from the register before a stable clock has been supplied,

RESET must be held in the LOW state during power-up.

In the DDR2 RDIMM application, RESET is speciﬁed to be completely asynchronous with

respect to CK and CK. Therefore, no timing relationship can be guaranteed between the

two. When entering reset, the register will be cleared and the data outputs will be driven

LOW quickly, relative to the time to disable the differential input receivers. However, when

coming out of reset, the register will become active quickly, relative to the time to enable

the differential input receivers. As long as the data inputs are LOW, and the clock is stable

during the time from the LOW-to-HIGH transition of RESET until the input receivers are

fully enabled, the design of the SSTUH32864 must ensure that the outputs will remain

LOW, thus ensuring no glitches on the output.

The device monitors both DCS and CSR inputs and will gate the Qn outputs from

changing states when both DCS and CSR inputs are HIGH. If either DCS or CSR input is

LOW, the Qn outputs will function normally. The RESET input has priority over the DCS

and CSR control and will force the outputs LOW. If the DCS-control functionality is not

desired, then the CSR input can be hardwired to ground, in which case the setup time

requirement for DCS would be the same as for the other Dn data inputs.

The SSTUH32864 is available in a 96-ball, low proﬁle ﬁne-pitch ball grid array (LFBGA96)

package.

12 3 4 5 6 7...20

中文翻译

下载PDF

与SSTUH32864相关器件

型号	品牌	获取价格	描述	数据表
SSTUH32864EC	NXP	获取价格	1.8 V high output drive configurable registered buffer for DDR2 RDIMM applications
SSTUH32864EC,518	NXP	获取价格	SSTUH32864 - 1.8 V high output drive configurable registered buffer for DDR2 RDIMM applica
SSTUH32864EC,551	NXP	获取价格	SSTUH32864 - 1.8 V high output drive configurable registered buffer for DDR2 RDIMM applica
SSTUH32864EC,557	NXP	获取价格	SSTUH32864 - 1.8 V high output drive configurable registered buffer for DDR2 RDIMM applica
SSTUH32864EC/G	NXP	获取价格	1.8 V high output drive configurable registered buffer for DDR2 RDIMM applications
SSTUH32864EC/G,551	NXP	获取价格	SSTUH32864 - 1.8 V high output drive configurable registered buffer for DDR2 RDIMM applica
SSTUH32864EC/G,557	NXP	获取价格	SSTUH32864EC
SSTUH32865	NXP	获取价格	1.8 V 28-bit high output drive 1:2 registered buffer with parity for DDR2 RDIMM applicatio
SSTUH32865ET	NXP	获取价格	1.8 V 28-bit high output drive 1:2 registered buffer with parity for DDR2 RDIMM applicatio
SSTUH32865ET,518	NXP	获取价格	SSTUH32865 - 1.8 V 28-bit high output drive 1:2 registered buffer with parity for DDR2 RDI

与SSTUH32864相关文章

LTM4644/LTM4644-1：创新的四输出同步降压微模块调节器
2024-07-02

1
2N3500：一款多用途NPN硅晶体管的全面解析
2024-07-02

2
最详细资料解析：BA5917AFP参数说明、引脚说明
2024-07-02

2
MAX232IDR数据手册：产品特性、电气参数、替代型号推荐
2024-07-02

1

产品中心

服务支持

精选活动

关于我们

帮助中心

SSTUH32864

SSTUH32864 技术参数

SSTUH32864 数据手册

与SSTUH32864相关器件

与SSTUH32864相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SSTUH32864

SSTUH32864 技术参数

SSTUH32864 数据手册

与SSTUH32864相关器件

与SSTUH32864相关文章

您还可以找

您在本页遇到什么问题？