5秒后页面跳转
捷配首页

Datasheet > SN74AUC2G125_09
SN74AUC2G125_09 PDF预览

SN74AUC2G125_09

更新时间： 2024-09-28 11:51:07
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
14页 552K
描述
DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74AUC2G125_09 数据手册

 浏览型号SN74AUC2G125_09的Datasheet PDF文件第2页浏览型号SN74AUC2G125_09的Datasheet PDF文件第3页浏览型号SN74AUC2G125_09的Datasheet PDF文件第4页浏览型号SN74AUC2G125_09的Datasheet PDF文件第5页浏览型号SN74AUC2G125_09的Datasheet PDF文件第6页浏览型号SN74AUC2G125_09的Datasheet PDF文件第7页 
SN74AUC2G125  
DUAL BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES532D–DECEMBER 2003–REVISED AUGUST 2007  
FEATURES  
•
Available in the Texas Instruments  
NanoFree™ Package  
•
•
•
Low Power Consumption, 10 μA at 1.8 V  
±8-mA Output Drive at 1.8 V  
•
Optimized for 1.8-V Operation and Is 3.6-V I/O  
Tolerant to Support Mixed-Mode Signal  
Operation  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
•
ESD Protection Exceeds JESD 22  
•
Ioff Supports Partial-Power-Down Mode  
Operation  
–
–
–
2000-V Human-Body Model (A114-A)  
200-V Machine Model (A115-A)  
•
•
Sub-1-V Operable  
1000-V Charged-Device Model (C101)  
Max tpd of 1.8 ns at 1.8 V  
DCT PACKAGE  
(TOP VIEW)  
DCU PACKAGE  
(TOP VIEW)  
YZP PACKAGE  
(BOTTOM VIEW)  
2A  
4 5  
GND  
VCC  
1OE  
1
2
3
4
8
7
6
5
VCC  
1OE  
1A  
1
2
8
7
3 6  
1Y  
2Y  
1A  
1A  
2Y  
2OE  
1Y  
2
7
2OE  
VCC  
2OE  
1 8  
1OE  
GND  
2A  
3
4
6
5
2Y  
1Y  
2A  
GND  
See mechanical drawings for dimensions.  
DESCRIPTION/ORDERING INFORMATION  
This dual bus buffer gate is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V  
VCC operation.  
The SN74AUC2G125 features dual line drivers with 3-state outputs. The outputs are disabled when the  
associated output-enable (OE) input is high.  
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the  
package.  
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
ORDERING INFORMATION  
TA  
PACKAGE(1)(2)  
ORDERABLE PART NUMBER  
TOP-SIDE MARKING(3)  
NanoFree™ – WCSP (DSBGA)  
0.23-mm Large Bump – YZP (Pb-free)  
Reel of 3000  
SN74AUC2G125YZPR  
_ _ _UM_  
–40°C to 85°C  
SSOP – DCT  
Reel of 3000  
Reel of 3000  
SN74AUC2G125DCTR  
SN74AUC2G125DCUR  
U25_ _ _  
U25_  
VSSOP – DCU  
(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.  
(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI  
website at www.ti.com.  
(3) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.  
DCU: The actual top-side marking has one additional character that designates the assembly/test site.  
YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following  
character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoFree is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2003–2007, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...14

中文翻译

下载PDF

与SN74AUC2G125_09相关器件

型号 品牌 获取价格 描述 数据表
SN74AUC2G125DCTR TI

获取价格

 		DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC2G125DCUR TI

获取价格

 		DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC2G125YEPR TI

获取价格

 		DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC2G125YZPR TI

获取价格

 		DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC2G126 TI

获取价格

 		DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC2G126_08 TI

获取价格

 		DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC2G126DCTR TI

获取价格

 		DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC2G126DCUR TI

获取价格

 		DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC2G126YEPR TI

获取价格

 		DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC2G126YZPR TI

获取价格

 		DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS

与SN74AUC2G125_09相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证