5秒后页面跳转
SI531 PDF预览

SI531

更新时间: 2024-11-09 03:32:07
品牌 Logo 应用领域
芯科 - SILICON 振荡器晶体振荡器石英晶振
页数 文件大小 规格书
10页 184K
描述
CRYSTAL OSCILLATOR (XO) (10 MHZ TO 1.4 GHZ)

SI531 数据手册

 浏览型号SI531的Datasheet PDF文件第2页浏览型号SI531的Datasheet PDF文件第3页浏览型号SI531的Datasheet PDF文件第4页浏览型号SI531的Datasheet PDF文件第5页浏览型号SI531的Datasheet PDF文件第6页浏览型号SI531的Datasheet PDF文件第7页 
Si530/531  
PRELIMINARY DATA SHEET  
CRYSTAL OSCILLATOR (XO)  
(10 MHZ TO 1.4 GHZ)  
Features  
Si5602  
„
Available with any-rate output  
„
„
Internal fixed crystal frequency  
ensures high reliability and low  
aging  
Available CMOS, LVPECL,  
LVDS, and CML outputs  
3.3, 2.5, and 1.8 V supply options  
Industry-standard 5 x 7 mm  
package and pinout  
frequencies from 10 MHz to 945 MHz  
and select frequencies to 1.4 GHz  
®
„
„
3rd generation DSPLL with superior  
jitter performance  
„
„
3x better frequency stability than  
SAW-based oscillators  
„
Pb-free/RoHS-compliant  
Ordering Information:  
Applications  
See page 6.  
„
„
„
SONET/SDH  
Networking  
SD/HD video  
„
„
Clock and data recovery  
FPGA/ASIC clock generation  
Pin Assignments:  
See page 5.  
Description  
(Top View)  
®
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry  
to provide a low jitter clock at high frequencies. The Si530/531 is available  
with any-rate output frequency from 10 to 945 MHz and select frequencies to  
1400 MHz. Unlike a traditional XO, where a different crystal is required for  
each output frequency, the Si530/531 uses one fixed crystal to provide a  
wide range of output frequencies. This IC based approach allows the crystal  
resonator to provide exceptional frequency stability and reliability. In addition,  
DSPLL clock synthesis provides superior supply noise rejection, simplifying  
the task of generating low jitter clocks in noisy environments typically found in  
communication systems. The Si530/531 IC based XO is factory configurable  
for a wide variety of user specifications including frequency, supply voltage,  
output format, and temperature stability. Specific configurations are factory  
programmed at time of shipment, thereby eliminating long lead times  
associated with custom oscillators.  
VDD  
1
2
3
6
5
4
NC  
OE  
CLK–  
CLK+  
GND  
Si530 (LVDS/LVPECL/CML)  
VDD  
1
2
3
6
5
4
OE  
NC  
NC  
Functional Block Diagram  
GND  
CLK+  
VDD  
CLK– CLK+  
Si530 (CMOS)  
VDD  
1
2
3
6
5
4
OE  
NC  
Any-rate  
10–1400 MHz  
DSPLL®  
Clock  
Synthesis  
Fixed  
Frequency  
XO  
CLK–  
CLK+  
GND  
Si531 (LVDS/LVPECL/CML)  
OE  
GND  
Preliminary Rev. 0.4 5/06  
Copyright © 2006 by Silicon Laboratories  
Si530/531  
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.  

与SI531相关器件

型号 品牌 获取价格 描述 数据表
SI5310 SILICON

获取价格

PRECISION CLOCK MULTIPLIER/REGENERATOR IC
SI53102-A1 SILICON

获取价格

PCI-EXPRESS GEN 1, GEN 2, GEN 3, AND GEN 4 1:2 FAN-OUT CLOCK BUFFER
SI53102-A1-GMR SILICON

获取价格

Low Skew Clock Driver, 53102 Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, TDFN-8
SI53102-A2 SILICON

获取价格

PCI-EXPRESS GEN 1, GEN 2, GEN 3, AND GEN 4 1:2 FAN-OUT CLOCK BUFFER
SI53102-A2-GM SILICON

获取价格

Low Skew Clock Driver, 53102 Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, TDFN-8
SI53102-A2-GMR SILICON

获取价格

Low Skew Clock Driver, 53102 Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, TDFN-8
SI53102-A3 SILICON

获取价格

PCI-EXPRESS GEN 1, GEN 2, GEN 3, AND GEN 4 1:2 FAN-OUT CLOCK BUFFER
SI53102-A3-GM SILICON

获取价格

Low Skew Clock Driver, 53102 Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, TDFN-8
SI53102-A3-GMR SILICON

获取价格

Low Skew Clock Driver, 53102 Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, TDFN-8
SI53106-A01AGM SILICON

获取价格

PLL Based Clock Driver, 53106 Series, 12 True Output(s), 0 Inverted Output(s), LEAD FREE,