5秒后页面跳转
PI6C2509-133LEX PDF预览

PI6C2509-133LEX

更新时间: 2024-09-17 12:58:39
品牌 Logo 应用领域
百利通 - PERICOM 时钟驱动器
页数 文件大小 规格书
4页 278K
描述
PLL Based Clock Driver, 6C Series, 9 True Output(s), 0 Inverted Output(s), PDSO24, 4.40 MM, 1.10 MM HEIGHT, 0.65 MM PITCH, PLASTIC, TSSOP-24

PI6C2509-133LEX 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP24,.25针数:24
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.79
系列:6C输入调节:STANDARD
JESD-30 代码:R-PDSO-G24JESD-609代码:e3
长度:7.8 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
湿度敏感等级:1功能数量:1
反相输出次数:端子数量:24
实输出次数:9最高工作温度:70 °C
最低工作温度:输出特性:SERIES-RESISTOR
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP24,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.15 ns座面最大高度:1.2 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:COMMERCIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:4.4 mm
最小 fmax:150 MHzBase Number Matches:1

PI6C2509-133LEX 数据手册

 浏览型号PI6C2509-133LEX的Datasheet PDF文件第2页浏览型号PI6C2509-133LEX的Datasheet PDF文件第3页浏览型号PI6C2509-133LEX的Datasheet PDF文件第4页 
PI6C2509-133  
Low-Noise Phase-Locked Loop  
Clock Driver with 9 Clock Outputs  
Product Features  
Product Description  
• Operating Frequency up to 150 MHz  
ThePI6C2509-133isa“quiet,”low-skew,low-jitter,phase-locked  
loop (PLL) clock driver, distributing low-noise clock signals for  
SDRAM and server applications. By connecting the feedback  
FB_OUT output to the feedback FB_IN input, the propagation  
delayfromtheCLK_INinputtoanyclockoutputwillbenearlyzero.  
This zero-delay feature allows the CLK_IN input clock to be  
distributed, providing 5 clocks for the first bank, and an additional  
4 clocks for the second bank.  
• Low-Noise Phase-Locked Loop Clock Distribution to meet  
133 MHz Registered DIMM Synchronous DRAM module  
specifications for server/workstation/PC applications  
• Allows Clock Input to have Spread Spectrum modulation  
for EMI reduction  
• Zero Input-to-output delay: Distribute One Clock Input to  
one bank of five and one bank of four outputs, with  
separate output enables  
ThisclockdriverisdesignedtomeetthePC133SDRAMRegistered  
DIMM specification. For test purposes, the PLL can be bypassed  
• Low jitter: Cycle-to-Cycle jitter ±75ps max.  
by strapping AV to ground.  
CC  
• On-chip series damping resistor at clock output drivers  
for low noise and EMI reduction  
• Operates at 3.3V V  
CC  
• Package:Plastic24-pinTSSOP(L)  
Logic Block Diagram  
Product Pin Configuration  
24-Pin  
L
PSXXXX  
06/01/99  
1

与PI6C2509-133LEX相关器件

型号 品牌 获取价格 描述 数据表
PI6C2509-133LX PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 9 True Output(s), 0 Inverted Output(s), PDSO24, 0.173 I
PI6C2509QLX PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 9 True Output(s), 0 Inverted Output(s), PDSO24, 4.40 MM
PI6C2510-133 PERICOM

获取价格

Low-Noise, Phase-Locked Loop Clock Driver with 10 Clock Outputs
PI6C2510-133E PERICOM

获取价格

Low-Noise, Phase-Locked Loop Clock Driver with 10 Clock Outputs
PI6C2510-133EL PERICOM

获取价格

Low-Noise, Phase-Locked Loop Clock Driver with 10 Clock Outputs
PI6C2510-133ELE PERICOM

获取价格

Low-Noise, Phase-Locked Loop Clock Driver with 10 Clock Outputs
PI6C2510-133ELEX PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 10 True Output(s), 0 Inverted Output(s), PDSO24, 0.173
PI6C2510-133ELLE PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO24,
PI6C2510-133ELX PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 10 True Output(s), 0 Inverted Output(s), PDSO24, 0.173
PI6C2510-133L ETC

获取价格

TEN DISTRIBUTED-OUTPUT CLOCK DRIVER|CMOS|TSSOP|24PIN|PLASTIC