Datasheet > PI6C2520

PI6C2520

更新时间： 2024-11-06 23:27:39

品牌	Logo	应用领域
其他 - ETC		时钟驱动器
页数	文件大小	规格书
6页	284K
描述
Clock IC \| 135 MHz. 20 Output Zero-Delay Clock Driver

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PI6C2520 数据手册

PI6C2520

Low-Noise Phase-Locked Loop

Clock Driver with 20 Clock Outputs

Product Features

Product Description

Low-Noise Phase-Locked Loop Clock Distribution.

The PI6C2520 is a low-skew, low-jitter, phase-locked loop (PLL)

clock driver, distributing low-noise clock signals for Networking

Applications. By connecting the feedback FB_OUT output to the

feedback FB_IN input, the propagation delay from the CLK_IN

input to any clock output will be nearly zero. This zero-delay

feature allows the CLK_IN input clock to be distributed, providing

5 banks of 4 clocks and an extra clock for feedback.

Allows Clock Input to have Spread Spectrum modulation

for EMI reduction. The clock outputs track the Clock Input

modulation.

Maximumclockfrequencyof125MHz.

Zero Input-to-Output delay.

Low jitter: Cycle-to-Cycle jitter ±100ps max.

On-chip series damping resistor at clock output drivers for

low noise and EMI reduction.

For test purposes, the PLL can be bypassed by strapping AV to

ground. The PI6C2520, which allows a Spread Spectrum clock in-

put, operates at 3.3V V and provides integrated series-damping

Operates at 3.3V V_CC

Output-to-Output skew less than 200ps.

Package: Plastic 56-pin TSSOP (A).

resistors that make it ideal for driving point-to-point loads. Output

signal duty cycles are adjusted to 50 percent, independent of the

duty cycle at the input clock.

Each bank of outputs can be enabled or disabled via the 1G, 2G,

3G, 4G, and 5G control inputs. When the G inputs are high, the

outputs switch in phase and frequency with CLK_IN. When the G

inputs are low, the outputs are disabled to the logic low state.

BlockDiagram

ProductPinConfiguration

4 0

4 1

GND

1 0

1Y [0:3]

1 1

GND

2Y [0:3]

4 2

4 3

3Y [0:3]

1 2

1 3

4Y [0:3]

GND

FB_IN

AGND

FB_OUT

GND

CLK_IN

FB_IN

5Y [0:3]

56-Pin

AGND

PLL

FB_OUT

GND

3 0

3 1

GND

2 0

2 1

GND

3 2

3 3

2 2

2 3

5 3

5 2

GND

5 0

5 1

GND

PS8435B

07/25/00

12 3 4 5 6

中文翻译

下载PDF

与PI6C2520相关器件

型号	品牌	获取价格	描述	数据表
PI6C2520A	ETC	获取价格	Twenty Distributed-Output Clock Driver
PI6C2520AX	PERICOM	获取价格	PLL Based Clock Driver, 6C Series, 20 True Output(s), 0 Inverted Output(s), PDSO56, PLASTI
PI6C2952	PERICOM	获取价格	Low Voltage PLL Clock Driver
PI6C2952-1FB	PERICOM	获取价格	Low Voltage PLL Clock Driver
PI6C2952-1FBEX	PERICOM	获取价格	PLL Based Clock Driver, 6C Series, 11 True Output(s), 0 Inverted Output(s), PQFP32, LQFP-3
PI6C2952-2FB	PERICOM	获取价格	Low Voltage PLL Clock Driver
PI6C2952-2FBE	PERICOM	获取价格	PLL Based Clock Driver, 6C Series, 11 True Output(s), 0 Inverted Output(s), PQFP32, LQFP-3
PI6C2952-2FBEX	PERICOM	获取价格	PLL Based Clock Driver, 6C Series, 11 True Output(s), 0 Inverted Output(s), PQFP32, LQFP-3
PI6C2952-2FBX	PERICOM	获取价格	PLL Based Clock Driver, 6C Series, 11 True Output(s), 0 Inverted Output(s), PQFP32, LQFP-3
PI6C2952FB	PERICOM	获取价格	Low Voltage PLL Clock Driver

与PI6C2520相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

16
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

13
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

37
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

34

产品中心

服务支持

精选活动

关于我们

帮助中心

PI6C2520

PI6C2520 数据手册

与PI6C2520相关器件

与PI6C2520相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PI6C2520

PI6C2520 数据手册

与PI6C2520相关器件

与PI6C2520相关文章

您还可以找

您在本页遇到什么问题？