5秒后页面跳转
MMQR-67025V-25/883 PDF预览

MMQR-67025V-25/883

更新时间: 2024-11-18 19:21:19
品牌 Logo 应用领域
TEMIC ATM异步传输模式静态存储器内存集成电路
页数 文件大小 规格书
23页 257K
描述
Dual-Port SRAM, 8KX16, 25ns, CMOS, CQCC84, CERQUAD-84

MMQR-67025V-25/883 数据手册

 浏览型号MMQR-67025V-25/883的Datasheet PDF文件第2页浏览型号MMQR-67025V-25/883的Datasheet PDF文件第3页浏览型号MMQR-67025V-25/883的Datasheet PDF文件第4页浏览型号MMQR-67025V-25/883的Datasheet PDF文件第5页浏览型号MMQR-67025V-25/883的Datasheet PDF文件第6页浏览型号MMQR-67025V-25/883的Datasheet PDF文件第7页 
MATRA MHS  
M 67025  
8 K × 16 CMOS Dual Port RAM  
Introduction  
The M 67025 is a very low power CMOS dual port static Using an array of eigh transistors (8T) memory cell and  
RAM organised as 8192 × 16. The M 67025 is designed fabricated with the state of the art 0.65 µ lithography  
to be used as a stand-alone 16 bit dual port RAM or as a named SCMOS, the M 67025 combines an extremely low  
combination MASTER/SLAVE dual port for 32 bit or standby supply current (typ = 1.0 µA) with a fast access  
more  
width  
systems.  
The  
MATRA-MHS time at 20 ns over the full temperature range. All versions  
MASTER/SLAVE dual port approach in memory system offer battery backup data retention capability with a  
applications results in full speed, error free operation typical power consumption at less than 5 µW.  
without the need of an additional discrete logic.  
For military/space applications that demand superior  
Master and slave devices provide two independant ports  
with separate control, address and I/O pins that permit  
independant, asynchronous access for reads and writes to  
any location in the memory. An automatic power down  
feature controlled by CS permits the on-chip circuitry of  
each port in order to enter a very low stand by power  
mode.  
levels of performance and reliability the M 67025 is  
processed according to the methods of the latest revision  
of the MIL STD 883 (class B or S) and/or ESA SCC 9000.  
Features  
D Fast access time : 20/25/30/35/45/55 ns  
D Wide temperature range :  
D Versatile pin select for master or slave :  
– M/S = H for busy output flag on master  
– M/S = L for busy input flag on slave  
–55 °C to +125 °C  
D 67025 L low power  
D INT flag for port to port communication  
D Full hardware support of semaphore signaling between ports  
D Fully asynchronous operation from either port  
D Battery back-up operation : 2 V data retention  
D TTL compatible  
67025 V very low power  
D Separate upper byte and lower byte control for multiplexed  
bus compatibility  
D Expandable data bus to 32 bits or more using master/slave  
chip select when using more than one device  
D On chip arbitration logic  
D Single 5 V ± 10 % power supply  
D For 3.3 V version, please consult sales  
Rev. D (29/09/95)  
1

与MMQR-67025V-25/883相关器件

型号 品牌 获取价格 描述 数据表
MMQR-67025V-30 TEMIC

获取价格

Dual-Port SRAM, 8KX16, 30ns, CMOS, CQCC84, CERAMIC, QUAD-84
MMQR67025V30CB TEMIC

获取价格

Memory IC,
MMQR-67025V-45 TEMIC

获取价格

Dual-Port SRAM, 8KX16, 45ns, CMOS, CQCC84, CERAMIC, QUAD-84
MMQR-67025V-45/883 TEMIC

获取价格

Dual-Port SRAM, 8KX16, 45ns, CMOS, CQCC84, CERAMIC, QUAD-84
MMQR-67025V-55 TEMIC

获取价格

Dual-Port SRAM, 8KX16, 55ns, CMOS, CQCC84, CERAMIC, QUAD-84
MMR52-H ELDECO

获取价格

Standard : UL - IEC 300V - 250V 15A - 22A
MMR52-V ELDECO

获取价格

Standard : UL - IEC 300V - 250V 15A - 22A
MMRB2545CT SURGE

获取价格

Rectifier Diode,
MMRF1004GNR1 NXP

获取价格

RF Power Field Effect Transistors
MMRF1004N NXP

获取价格

RF Power Field Effect Transistors