5秒后页面跳转
MC10134 PDF预览

MC10134

更新时间: 2024-09-23 04:59:43
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 复用器
页数 文件大小 规格书
5页 73K
描述
DUAL MULTIPLEXER WITH LATCH

MC10134 数据手册

 浏览型号MC10134的Datasheet PDF文件第2页浏览型号MC10134的Datasheet PDF文件第3页浏览型号MC10134的Datasheet PDF文件第4页浏览型号MC10134的Datasheet PDF文件第5页 
SEMICONDUCTOR TECHNICAL DATA  
The MC10134 is a dual multiplexer with clocked D type latches. Each latch  
may be clocked separately by holding the common clock in the low state, and  
using the clock enable inputs for the clocking function. If the common clock is to  
be used to clock the latch, the clock enable (CE) inputs must be in the low state.  
In this mode, the enable inputs perform the function of controlling the common  
clock (C ).  
C
The data select inputs determine which data input is enabled. A high (H)  
L SUFFIX  
CERAMIC PACKAGE  
CASE 620–10  
level on the A0 input enables data input D12 and a low (L) level on the A0 input  
enables data input D11. A high (H) level on the A1 input enables data input D22  
and a low (L) level on the A1 input enables data input D21.  
Any change on the data input will be reflected at the outputs while the clock is  
low. The outputs are latched on the positive transition of the clock. While the  
clock is in the high state, a change in the information present at the data inputs  
will not affect the output information.  
P SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
FN SUFFIX  
PLCC  
CASE 775–02  
P
= 225 mW typ/pkg (No Load)  
= 3.0 ns typ  
D
t
pd  
t , t = 2.5 ns typ (20%–80%)  
r f  
DIP  
PIN ASSIGNMENT  
LOGIC DIAGRAM  
V
V
CC2  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CC1  
A0  
6
Q1  
Q2  
A1 11  
Q1  
D11  
D12  
A0  
Q2  
D11  
4
2
3
Q1  
Q1  
D21  
D22  
A1  
D12  
CEO 10  
5
C
7
C
C
C
CEO  
CE1  
15 Q2  
CE1  
9
D21 13  
D22 12  
V
EE  
Pin assignment is for Dual–in–Line Package.  
For PLCC pin assignment, see the Pin Conversion  
Tables on page 6–11 of the Motorola MECL Data  
Book (DL122/D).  
14 Q2  
V
V
V
= PIN 1  
= PIN 16  
= PIN 8  
CC1  
CC2  
EE  
TRUTH TABLE  
C
L
L
L
L
H
A0 D11 D12  
Q
n+1  
L
L
L
L
H
X
X
X
X
X
L
H
L
H
H
X
H
X
H
Q
n
C = C + C  
E
C
3/93  
Motorola, Inc. 1996  
REV 5  

与MC10134相关器件

型号 品牌 获取价格 描述 数据表
MC10134FN MOTOROLA

获取价格

Dual Multiplexer With Latch
MC10134FNR2 MOTOROLA

获取价格

D Latch, 10K Series, 2-Func, Low Level Triggered, 1-Bit, Complementary Output, ECL, PQCC20
MC10134L MOTOROLA

获取价格

Dual Multiplexer With Latch
MC10134LDS MOTOROLA

获取价格

Multiplexer, 2-Func, 2 Line Input, ECL10K, CDIP16
MC10134P MOTOROLA

获取价格

Dual Multiplexer With Latch
MC10134PD MOTOROLA

获取价格

Multiplexer, 2-Func, 2 Line Input, ECL10K, PDIP16
MC10134PDS MOTOROLA

获取价格

Multiplexer, 2-Func, 2 Line Input, ECL10K, PDIP16
MC10134PS MOTOROLA

获取价格

Multiplexer, 2-Func, 2 Line Input, ECL10K, PDIP16
MC10135 ONSEMI

获取价格

Dual J-K Master-Slave Flip-Flop
MC10135_02 ONSEMI

获取价格

Dual J-K Master-Slave Flip-Flop