5秒后页面跳转
MC10135P PDF预览

MC10135P

更新时间: 2024-09-23 04:59:43
品牌 Logo 应用领域
安森美 - ONSEMI 触发器逻辑集成电路光电二极管输入元件
页数 文件大小 规格书
8页 112K
描述
Dual J-K Master-Slave Flip-Flop

MC10135P 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP-16
针数:16Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.24
系列:10KJESD-30 代码:R-PDIP-T16
JESD-609代码:e0长度:19.175 mm
逻辑集成电路类型:JBAR-KBAR FLIP-FLOP最大频率@ Nom-Sup:5200000 Hz
位数:2功能数量:1
端子数量:16最高工作温度:85 °C
最低工作温度:-30 °C输出特性:OPEN-EMITTER
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:-5.2 V
最大电源电流(ICC):75 mA传播延迟(tpd):4.5 ns
认证状态:Not Qualified座面最大高度:4.44 mm
子类别:FF/Latches表面贴装:NO
技术:ECL温度等级:OTHER
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:7.62 mm最小 fmax:125 MHz

MC10135P 数据手册

 浏览型号MC10135P的Datasheet PDF文件第2页浏览型号MC10135P的Datasheet PDF文件第3页浏览型号MC10135P的Datasheet PDF文件第4页浏览型号MC10135P的Datasheet PDF文件第5页浏览型号MC10135P的Datasheet PDF文件第6页浏览型号MC10135P的Datasheet PDF文件第7页 
MC10135  
Dual J-K Master-Slave  
Flip-Flop  
The MC10135 is a dual master–slave dc coupled J–K flip–flop.  
Asynchro– nous set (S) and reset (R) are provided. The set and reset  
inputs override the clock.  
A common clock is provided with separate J–K inputs. When the  
clock is static, the J–K inputs do not effect the output.  
The output states of the flip–flop change on the positive transition of  
the clock.  
http://onsemi.com  
MARKING  
DIAGRAMS  
P = 280 mW typ/pkg (No Load)  
16  
D
CDIP–16  
L SUFFIX  
CASE 620  
f = 140 MHz typ  
Tog  
MC10135L  
AWLYYWW  
t = 3.0 ns typ  
pd  
t , t = 2.5 ns typ (20%–80%)  
r
f
1
16  
LOGIC DIAGRAM  
DIP PIN ASSIGNMENT  
S1  
5
PDIP–16  
P SUFFIX  
CASE 648  
MC10135P  
AWLYYWW  
V
V
CC2  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CC1  
2
3
Q1  
Q1  
J1  
7
6
Q2  
Q2  
R2  
S2  
K2  
J2  
Q1  
1
K1  
1
Q1  
R1  
S1  
K1  
J1  
R1  
C
4
9
PLCC–20  
FN SUFFIX  
CASE 775  
10135  
S2 12  
AWLYYWW  
15  
14  
Q2  
2  
J2 10  
K2  
A
= Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
V
C
EE  
V
PIN 1  
= PIN 16  
= PIN 8  
CC1  
CC2  
Pin assignment is for Dual–in–Line Packae.  
For PLCC pin assignment, see the Pin Con
Tables on page 18 of the ON Semiconductor
Data Book (DL122/D).  
V
EE  
ORDERING INFORMATION  
Device  
Package  
Shipping  
R–S TRUTH TABLE  
CLOCK J–K TRUTH TABLE*  
MC10135L  
CDIP–16  
25 Units / Rail  
R
S
Q
J
K
Q
n+1  
n+1  
MC10135P  
PDIP–16  
PLCC–20  
25 Units / Rail  
46 Units / Rail  
L
L
H
H
L
H
L
Q
H
L
H
L
L
L
H
H
Q
n
L
H
Q
n
n
MC10135FN  
L
H
N.D.  
H
N.D. = Not Defined  
*Output states change on positive  
transition of clock for J–K input  
condition present.  
Semiconductor Components Industries, LLC, 2002  
1
Publication Order Number:  
January, 2002 – Rev. 7  
MC10135/D  

MC10135P 替代型号

型号 品牌 替代类型 描述 数据表
MC10231P ONSEMI

完全替代

High Speed Dual Type D Master-Slave Flip-Flop
MC10H186FNG ONSEMI

类似代替

Hex D Master−Slave Flip−Flop with Reset
MC10H131FNG ONSEMI

功能相似

Dual D Type Master−Slave Flip−Flop

与MC10135P相关器件

型号 品牌 获取价格 描述 数据表
MC10135PD MOTOROLA

获取价格

J-K Flip-Flop, 2-Func, Master-slave Triggered, ECL, PDIP16
MC10135PDS MOTOROLA

获取价格

J-K Flip-Flop, 2-Func, Master-slave Triggered, ECL, PDIP16
MC10136 ONSEMI

获取价格

Universal Hexadecimal Counter
MC10136_02 ONSEMI

获取价格

Universal Hexadecimal Counter
MC10136FN ONSEMI

获取价格

Universal Hexadecimal Counter
MC10136FN MOTOROLA

获取价格

Universal Hexadecimal Counter
MC10136FNR2 MOTOROLA

获取价格

10K SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PQCC20, PLASTI
MC10136FNR2 ONSEMI

获取价格

10K SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PQCC20, PLASTI
MC10136L ONSEMI

获取价格

Universal Hexadecimal Counter
MC10136L MOTOROLA

获取价格

Universal Hexadecimal Counter