5秒后页面跳转
MC10135P PDF预览

MC10135P

更新时间: 2024-11-03 22:54:59
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器锁存器逻辑集成电路光电二极管输入元件
页数 文件大小 规格书
5页 114K
描述
Dual J-K Master-Slave Flip-Flop

MC10135P 技术参数

生命周期:Transferred零件包装代码:DIP
包装说明:DIP, DIP16,.3针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.14其他特性:WITH INDIVIDUAL SET AND RESET INPUTS
系列:10KJESD-30 代码:R-PDIP-T16
JESD-609代码:e0长度:19.175 mm
逻辑集成电路类型:JBAR-KBAR FLIP-FLOP最大频率@ Nom-Sup:5200000 Hz
位数:2功能数量:1
端子数量:16最高工作温度:85 °C
最低工作温度:-30 °C输出特性:OPEN-EMITTER
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
电源:-5.2 V最大电源电流(ICC):75 mA
传播延迟(tpd):4.6 ns认证状态:Not Qualified
座面最大高度:4.44 mm子类别:FF/Latches
表面贴装:NO技术:ECL
温度等级:OTHER端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
宽度:7.62 mm最小 fmax:125 MHz
Base Number Matches:1

MC10135P 数据手册

 浏览型号MC10135P的Datasheet PDF文件第2页浏览型号MC10135P的Datasheet PDF文件第3页浏览型号MC10135P的Datasheet PDF文件第4页浏览型号MC10135P的Datasheet PDF文件第5页 
SEMICONDUCTOR TECHNICAL DATA  
The MC10135 is a dual master–slave dc coupled J–K flip–flop. Asynchro–  
nous set (S) and reset (R) are provided. The set and reset inputs override the  
clock.  
A common clock is provided with separate J–K inputs. When the clock is  
static, the J–K inputs do not effect the output.  
The output states of the flip–flop change on the positive transition of the  
clock.  
L SUFFIX  
CERAMIC PACKAGE  
CASE 620–10  
P SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
P
= 280 mW typ/pkg (No Load)  
= 140 MHz typ  
= 3.0 ns typ  
D
f
Tog  
t
pd  
FN SUFFIX  
PLCC  
CASE 775–02  
t , t = 2.5 ns typ (20%–80%)  
r f  
DIP  
PIN ASSIGNMENT  
LOGIC DIAGRAM  
V
V
CC2  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CC1  
S1  
5
Q2  
Q2  
R2  
S2  
Q1  
2
3
Q1  
Q1  
J1  
7
6
Q1  
R1  
S1  
K1  
J1  
K1  
V
V
V
= PIN 1  
= PIN 16  
= PIN 8  
CC1  
CC2  
EE  
R1  
C
4
9
S2 12  
K2  
J2  
C
15  
Q2  
Q2  
J2 10  
K2 11  
V
14  
EE  
R2 13  
Pin assignment is for Dual–in–Line Package.  
For PLCC pin assignment, see the Pin Conversion  
Tables on page 6–11 of the Motorola MECL Data  
Book (DL122/D).  
R–S TRUTH TABLE  
CLOCK J–K TRUTH TABLE*  
R
S
Q
J
K
Q
n+1  
n+1  
L
L
H
H
L
H
L
Q
H
L
N.D.  
L
H
L
L
L
H
H
Q
n
n
L
H
H
H
Q
n
N.D. = Not Defined  
*Output states change on positive  
transition of clock for J–K input  
condition present.  
3/93  
Motorola, Inc. 1996  
REV 5  

与MC10135P相关器件

型号 品牌 获取价格 描述 数据表
MC10135PD MOTOROLA

获取价格

J-K Flip-Flop, 2-Func, Master-slave Triggered, ECL, PDIP16
MC10135PDS MOTOROLA

获取价格

J-K Flip-Flop, 2-Func, Master-slave Triggered, ECL, PDIP16
MC10136 ONSEMI

获取价格

Universal Hexadecimal Counter
MC10136_02 ONSEMI

获取价格

Universal Hexadecimal Counter
MC10136FN ONSEMI

获取价格

Universal Hexadecimal Counter
MC10136FN MOTOROLA

获取价格

Universal Hexadecimal Counter
MC10136FNR2 MOTOROLA

获取价格

10K SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PQCC20, PLASTI
MC10136FNR2 ONSEMI

获取价格

10K SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PQCC20, PLASTI
MC10136L ONSEMI

获取价格

Universal Hexadecimal Counter
MC10136L MOTOROLA

获取价格

Universal Hexadecimal Counter